Boots – shoes – and leggings
Patent
1995-07-05
1997-02-11
Envall, Jr., Roy N.
Boots, shoes, and leggings
G06F 738
Patent
active
056027699
ABSTRACT:
A method for fully supporting floating point multiplication using a combination of partial hardware support and partial software support traps to software when a subnormal operand is encountered and gross underflow cannot be determined without determining the leading zeros in the subnormal mantissa. A simplified hardware multiplier does not require leading zero detection or left or right shifting. The partial hardware support circuit allows single and double precision operands. The hardware multiplier unit only partially supports subnormal operands. If one of the operands is subnormal, the hardware multiplier unit will output zero and a gross underflow signal if the multiplication would result in gross underflow. There is a small minority of operand permutations that are not supported in hardware and thus require a greater time to compute by resorting to software. However, the vast majority of operand permutations gain reduced latency. So long as the fraction of operand permutations that occurs when a typical instruction stream is executing that are not supported in hardware is small, a performance gain is achieved. An alternative embodiment of the present invention, the gross underflow output is computed in parallel with the resulting exponent computation. An implementation of the gross underflow detection circuit can be used for either single or double precision operands.
REFERENCES:
patent: 4800516 (1989-01-01), Si et al.
patent: 4975868 (1990-12-01), Freerksen
patent: 5175841 (1992-12-01), Magar et al.
M. Nagamatsu et al., "A 15 NS 32X32-Bit CMOS Multiplier with an Improved Parallel Structure", IEEE Jun. 1989 Custom Integrated Circuits Conference, pp. 10.3.1-10.3.4.
R. Sharma et al., "A 6.75-ns 16X16-bit Multiplier in Single-Level-Metal CMOS Technology", IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 922-926.
W. K. Luk et al., "Recursive Implementation of Optimal Time VLSI Integer Multipliers", VLSI 1983, pp. 155-168.
C. Lerouge et al., "A Fast 16 Bit NMOS Paralle Multiplier", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 3, Jun. 1994, pp. 338-342.
Yu Robert K.
Zyner Grzegorz B.
Envall Jr. Roy N.
Lewis Monica
Sun Microsystems Inc.
LandOfFree
Method and apparatus for partially supporting subnormal operands does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for partially supporting subnormal operands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for partially supporting subnormal operands will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-347788