Method and apparatus for estimating power dissipation and method

Details Method and apparatus for estimating power dissipation and method Method and apparatus for estimating power dissipation and method

1995-04-18

1997-02-11

Teska, Kevin J.

Boots, shoes, and leggings

364458, 364578, 364554, G06F 1750

Patent

active

056027532

ABSTRACT:
This invention discloses a method of estimating power dissipation in an electrical circuit formed by a plurality of elements and a plurality of signal lines for input/output transfer. The probability that an output signal makes a transition in response to a change in an input signal is found. Based on this, a formula is found which expresses the output signal transition probability as a function of the input signal transition probability. This method has the following steps. An input signal transition probability is given. By making use of the formula, an output signal transition probability is found in relation to an input signal having the given signal transition probability. Estimation of power dissipation is performed by summing products obtained by multiplying each transition probability by each signal line's load. Computation of the signal transition probability starts at the input side. As a result of such arrangement, power dissipation can be estimated from each signal transition probability.

REFERENCES:
patent: 5434794 (1995-07-01), Coudert et al.
Chen et al., "An Approach to Functional Level Testability Analysis," IEEE, 1989, pp. 373-380.
Melmet Cirit, "Switch Level Random Pattern Testability Analysis", IEEE, 1988, pp. 587-590.
Ubar et al., "Functional Level Testability Analysis for Digital Circuits," IEEE, 1993, pp. 545-546.
Abdallah et al., "A New Generation of Digital VLSI CAD Tools based on Probability," IEEE, 1995--pp. 345-352.
Benini et al., "State Assignment for Low Power Dissipation," IEEE, 1995, pp. 258-268.
Shen et al., "On Average Power Dissipation and Random Pattern Testability of CMOS Combinational Networks," IEEE, 1992, pp. 402-407.
S. Devadas et al., "Estimation of Power Dissipation in CMOS Combinational Circuits Using Boolean Function Manipulation", IEEE Transactions on Computer-Aided Design, vol. 11, No. 3, pp. 373-383, Mar. 1992.

Affiliated with

Also associated with

Rating

Method and apparatus for estimating power dissipation and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for estimating power dissipation and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for estimating power dissipation and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-347571