Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-06-21
2005-06-21
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S154000, C365S185180
Reexamination Certificate
active
06909637
ABSTRACT:
A hardening system includes a data storage device having a data input, a clock input, a data node Q, and a data complement node QN. The data storage device provides drive to the data node Q and the data complement node QN. A hardening circuit includes first, second, third, fourth, and fifth transistor circuits. The first and second transistor circuits form a first node therebetween, and the first transistor circuit prevents the data node Q from changing states in the presence of radiation. The third and fourth transistor circuits form a second node therebetween, and the third transistor circuit prevents the data complement node QN from changing states in the presence of radiation. The first node is coupled to the third transistor circuit, and the second node is coupled to the first transistor circuit. The fifth transistor circuit prevents the first and second nodes from floating.
REFERENCES:
patent: 4638463 (1987-01-01), Rockett, Jr.
patent: 5111429 (1992-05-01), Whitaker
patent: 5504703 (1996-04-01), Bansal
patent: 5640341 (1997-06-01), Bessot et al.
patent: 6058041 (2000-05-01), Golke et al.
patent: 6259643 (2001-07-01), Li
patent: 6285580 (2001-09-01), Phan et al.
patent: 6608512 (2003-08-01), Ta et al.
patent: 0 335 008 (1989-10-01), None
patent: WO 03/058628 (2003-07-01), None
T. Calin et al., “Upset Hardened Memory Design for Submicron CMOS Technology”, IEEE Transactions on Nuclear Science, vol. 43, No. 6, Dec. 1996, pp. 2874-2878.
Rockett, Jr., “An Seu-Hardened CMOS Data Latch Design”, IEEE Transactions on Nuclear Science, vol. 35, No. 6, Dec. 1988, pp. 1682-1687.
Golke Keith W.
Nelson David K.
Honeywell International , Inc.
Nguyen Dang
Nguyen Van Thu
Schiff & Hardin LLP
LandOfFree
Full rail drive enhancement to differential SEU hardening... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full rail drive enhancement to differential SEU hardening..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full rail drive enhancement to differential SEU hardening... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3472831