Stress balanced semiconductor packages, method of...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S108000, C438S126000, C438S127000

Reexamination Certificate

active

06855574

ABSTRACT:
Stress balanced semiconductor device packages, a method of forming, and a method of modifying a mold segment for use in the method are disclosed. A semiconductor die is attached to one side of a substrate having discrete conductive elements such as a ball grid array (BGA) on the opposing side thereof. An envelope of encapsulant material is disposed over the semiconductor die on one side of the substrate while a stress balancing structure comprising at least one stem member and at least one transversely extending branch member formed of encapsulant material is disposed over the opposing side of the substrate in an arrangement which does not interfere with the discrete conductive elements. The envelope and the stress balancing structure may be simultaneously formed.

REFERENCES:
patent: 4887148 (1989-12-01), Mu
patent: 5627407 (1997-05-01), Suhir et al.
patent: 5834848 (1998-11-01), Iwasaki
patent: 5900675 (1999-05-01), Appelt et al.
patent: 5901041 (1999-05-01), Davies et al.
patent: 6258624 (2001-07-01), Corisis
patent: 6291899 (2001-09-01), Wensel et al.
patent: 6294831 (2001-09-01), Shishido et al.
patent: 6316829 (2001-11-01), Boon et al.
patent: 6384487 (2002-05-01), Smith

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stress balanced semiconductor packages, method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stress balanced semiconductor packages, method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress balanced semiconductor packages, method of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3468352

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.