Dynamically configurable processor

Details Dynamically configurable processor Dynamically configurable processor

2005-10-25

2005-10-25

Chaki, Kakali (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C705S077000

Reexamination Certificate

active

06959316

ABSTRACT:
A data processor, such as a DSP, includes a multiplier block having a multiplier front end for generating partial products from input operands, and further includes a plurality of ALUs having inputs that are switchably or programmably coupled, in a first mode of operation, to first data sources representing outputs of the multiplier front end. In the first mode of operation the ALUs add together partial products received from the multiplier front end to arrive at a multiplication result. In a second mode of operation the inputs of the plurality of ALUs are switchably or programmably coupled to second data sources for performing at least one of arithmetic and logical operations on data received from the second data sources.

REFERENCES:
patent: 4839851 (1989-06-01), Maki
patent: 5301137 (1994-04-01), Matsuo et al.
patent: 5390135 (1995-02-01), Lee et al.
patent: 5570039 (1996-10-01), Oswald et al.
patent: 5805477 (1998-09-01), Perner
patent: 5898602 (1999-04-01), Rothman et al.
patent: 5974435 (1999-10-01), Abbott
patent: 6006321 (1999-12-01), Abbott
patent: 6369610 (2002-04-01), Cheung et al.
patent: 6377970 (2002-04-01), Abdallah et al.
patent: 6480872 (2002-11-01), Choquette
patent: 6574651 (2003-06-01), Cui et al.
patent: 6601077 (2003-07-01), Aldrich et al.
patent: 6628140 (2003-09-01), Langhammer et al.
patent: 0 833 244 (1998-04-01), None
patent: 0 924 625 (1999-06-01), None
Simon et al., A Reconfigurable Multiplier Array for Video Image Processing Tasks Suitable for Embedding in an FPGA Structure, Apr. 1998, IEEE, pp. 226-234.
Sangjin et al., Reconfigurable Embedded MAC Core Design for Low-power Coarse-grain FPGA, Apr. 2003, IEEE, vol. 39 No. 7, pp. 606-608.
EDN 2000, DSP Architecture Directory, by Markus Levy, Technical Editor, Mar. 30, 2000, pp. 60-98.
TMS320C6000 CPU and Intruction Set Reference Guide, Texas Instruments,pp. 2-1 through 2-33 and 3-78 through 3-86.

Affiliated with

Also associated with

Rating

Dynamically configurable processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically configurable processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically configurable processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3464601