Nonvolatile semiconductor memory device capable of reducing...

Details Nonvolatile semiconductor memory device capable of reducing... Nonvolatile semiconductor memory device capable of reducing...

2005-08-09

2005-08-09

Tran, Andrew Q. (Department: 2824)

Static information storage and retrieval

Floating gate

Disturbance control

C365S185030, C365S185170

Reexamination Certificate

active

06927998

ABSTRACT:
A semiconductor device with a non-volatile memory, having: first to fourth memory cells arranged in a first direction; a first bit line extending over the first memory cell in a second direction and connected to the second memory cell; a second bit line extending over the second memory cell in the second direction and connected to the first memory cell; a third bit line extending over the third memory cell in the second direction and connected to the third memory cell; and a fourth bit line extending over the fourth memory cell in the second direction and connected to the fourth memory cell.

REFERENCES:
patent: 5430672 (1995-07-01), Kuwabara et al.
patent: 6021077 (2000-02-01), Nakaoka
patent: 6222756 (2001-04-01), Lee
patent: 6418052 (2002-07-01), Shibata et al.
patent: 6643179 (2003-11-01), Campardo et al.
patent: 6809961 (2004-10-01), Micheloni et al.
patent: 6839284 (2005-01-01), Yang et al.
patent: 4-276393 (1992-10-01), None

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory device capable of reducing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory device capable of reducing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device capable of reducing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3463912