Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2005-05-31
2005-05-31
Zweizig, Jeffrey (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
06900690
ABSTRACT:
An integrated circuit is provided which includes a multi-state circuit with a first PMOS transistor and a first NMOS transistor. In an active mode, the multi-state circuit is operable to switch between a first state in which the first PMOS transistor is turned on and the first NMOS transistor is turned off and a second state in which the first PMOS transistor is turned off and the first NMOS transistor is turned on. A power source NMOS transistor has a drain connected to a supply voltage terminal and has a source connected to a source of the first PMOS transistor. A power source PMOS transistor has a drain connected to a an effective ground terminal and has a source connected to a source of the first NMOS transistor.
REFERENCES:
patent: 5115150 (1992-05-01), Ludwig
patent: 5151620 (1992-09-01), Lin
patent: 5175448 (1992-12-01), Fujii
patent: 5661419 (1997-08-01), Bhagwan
patent: 5880604 (1999-03-01), Kawahara et al.
patent: 6049245 (2000-04-01), Son et al.
patent: 6107869 (2000-08-01), Horiguchi et al.
patent: 6191615 (2001-02-01), Koga
patent: 6204696 (2001-03-01), Krishnamurthy et al.
patent: 6370052 (2002-04-01), Hsu et al.
patent: 6404269 (2002-06-01), Voldman
patent: 6411157 (2002-06-01), Hsu et al.
patent: 6442086 (2002-08-01), Dean
patent: 6492837 (2002-12-01), Narendra et al.
patent: 6759873 (2004-07-01), Kang et al.
U.S. Appl. No. 10/153,158, filed May 21, 2002, Yoo et al.
M. Anis et al., “Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique”, IEEE, Jun. 10-14, 2002, New Orleans, Louisiana, pp. 480-485.
Assaderaghi et al., “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”,International Electron Devices Meeting, Digest of Technical Papers, pp. 809-812, Jun. 1994.
J. Burr and J. Scott, “A 200m V Self-Testing Encoder/Decoder using Stanford Ultra-Low-Power CMOS”,ISSCC Digest of Technical Papers, pp. 84-85, Feb. 1994.
Mark N. Horenstein, Microelectronic Circuits & Devices, 1996, pp. 240-250.
M. Horiguchi et al., “Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSI's”,IEEE Journal of Solid State Circuits, 28(11):1131-1135, Nov. 1993.
T. Iwata et al., “Gate-Over-Driving CMOS Architecture for 0.5V Single-Power-Supply-Operated Devices”,ISSCC Digest of Technical Papers, pp. 290-291, Feb. 1997.
Kawaguchi et al., “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current”,ISSCC Digest of Technical Papers, pp. 192-193, Feb. 1998.
T. Kuroda et al., “A 0.9V 150MHz 10mW 4mm22D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme”,ISSCC Digest of Technical Papers, pp. 166-167, Feb. 1996.
Mutoh et al., “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”,IEEE Journal of Solid State Circuits, 30(8): 845-854, Aug. 1995.
K. Seta et al., “50% Active-Power Saving without Speed Degradation Using Standby Power Reduction (SPR) Circuit”, inISSCC Digest of Technical Papers, pp. 318-319, Feb. 1995.
S. Shigematsu et al., “A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits”,IEEE Journal of Solid State Circuits, 32(6):861-869, Jun. 1997.
Seung-Moon Yoo et al., “New High Performance Sub-1 V Circuit Technique with Reduced Standby Current and Robust Data Holding”, IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland (pp. 1-4).
International Search Report mailed on Feb. 25, 2004, for PCT/US03/24976 filed on Aug. 8, 2003, 7 pgs.
Kang Sung-Mo
Yoo Seung-Moon
The Regents of the University of California
Zweizig Jeffrey
LandOfFree
Low-power high-performance integrated circuit and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-power high-performance integrated circuit and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power high-performance integrated circuit and related... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3436694