Register allocation in code translation between processors

Details Register allocation in code translation between processors Register allocation in code translation between processors

2005-03-01

2005-03-01

Chaki, Kakali (Department: 2124)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S153000, C717S158000, C712S228000

Reexamination Certificate

active

06862730

ABSTRACT:
This invention provides a low level code translation technique that separates a source code into blocks based on a target processor register capability. The source code of a source processor, is first divided into source code blocks based on instruction sequence altering commands such as branch or loop commands. Each of the source code blocks may be further divided into translated code blocks based on the target register capability. A head stub and a tail stub that perform housekeeping tasks are added to each of the translated code block to form translated blocks. The head stubs retrieve source register values from a source register map to initialize target registers and the tail stubs store values of the target registers into the source register map so that the register map contains the most current values of the source registers.

REFERENCES:
patent: 5261062 (1993-11-01), Sato
patent: 5287510 (1994-02-01), Hall et al.
patent: 5301325 (1994-04-01), Benson
patent: 5313614 (1994-05-01), Goettelmann et al.
patent: 5526499 (1996-06-01), Bernstein et al.
patent: 5551015 (1996-08-01), Goettelmann et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5577231 (1996-11-01), Scalzi et al.
patent: 5577233 (1996-11-01), Goettelmann et al.
patent: 5724590 (1998-03-01), Goettelmann et al.
patent: 5768595 (1998-06-01), Gillies
patent: 5835775 (1998-11-01), Washington et al.
patent: 5836014 (1998-11-01), Faiman, Jr.
patent: 5857103 (1999-01-01), Grove
patent: 5870597 (1999-02-01), Panwar et al.
patent: 5875318 (1999-02-01), Langford
patent: 5966536 (1999-10-01), Ravichandran
patent: 6035120 (2000-03-01), Ravichandran
patent: 6075942 (2000-06-01), Cartwright, Jr.
patent: 6253373 (2001-06-01), Peri
patent: 6286135 (2001-09-01), Santhanam
patent: 6356918 (2002-03-01), Chuang et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6477641 (2002-11-01), Davis et al.

Affiliated with

Also associated with

Rating

Register allocation in code translation between processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register allocation in code translation between processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register allocation in code translation between processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3431339