Semiconductor memory having a configuration of memory cells

Details Semiconductor memory having a configuration of memory cells Semiconductor memory having a configuration of memory cells

2005-04-19

2005-04-19

Elms, Richard (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S051000

Reexamination Certificate

active

06882556

ABSTRACT:
A semiconductor memory has a novel geometry of a memory cell array. Without reducing the distance between storage capacitors that are the most closely adjacent to one another it is possible to structure additional lines between adjacent lines in particular word lines. In a preferred embodiment, the number of word lines required for the number of memory cells remaining the same is reduced, as a result of which word line drivers are saved and substrate area is gained.

REFERENCES:
patent: 4959698 (1990-09-01), Shinichi
patent: 5691934 (1997-11-01), Douglass
patent: 5736761 (1998-04-01), Risch et al.
patent: 6118683 (2000-09-01), Kunkel et al.
patent: 6448600 (2002-09-01), Schlosser et al.
patent: 20040135190 (2004-07-01), Lindstedt et al.
patent: 20040141361 (2004-07-01), Tsukikawa et al.
patent: 20040156255 (2004-08-01), Tsukikawa
patent: 199 54 867 (2000-12-01), None
patent: 0 744 772 (1996-11-01), None
patent: 0247159 (2002-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory having a configuration of memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having a configuration of memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a configuration of memory cells will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3427154