Fishing – trapping – and vermin destroying
Patent
1995-10-06
1997-02-11
Niebling, John
Fishing, trapping, and vermin destroying
437 60, 437195, 437919, H01L 218242
Patent
active
056020511
ABSTRACT:
An improved method for isolating electrical conductors which are positioned over each other is disclosed. These conductors would normally contact each other because of the somewhat imprecise patterning and etching steps used to fabricate a multitude of conductive elements, e.g., in a very dense semiconductor structure. The method involves forming a recess in the upper surface of the lower conductor, and then at least partially filling the recess with an oxide-type material. This method is particularly valuable in the construction of stacked capacitor cells. Cells prepared using this technique also form part of this invention.
REFERENCES:
patent: 4882289 (1989-11-01), Moriuchi et al.
patent: 5012310 (1991-04-01), Kimura et al.
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5478772 (1995-12-01), Fazan
patent: 5482886 (1996-01-01), Park et al.
"A 1.28 .mu.m.sup.2 Bit-Line Shielded Memory Cell Technology for 64Mb DRAMs", Kawamoto et al., 1990 Symposium on VLSI Technology, 13-14, 1990, no month provided.
"3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMs", Ema et al., IEDM, 592-595 (1988), no month provided.
Cronin John E.
DeBrosse John K.
Wong Hing
Booth Richard A.
International Business Machines - Corporation
Niebling John
LandOfFree
Method of making stacked electrical device having regions of ele does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making stacked electrical device having regions of ele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making stacked electrical device having regions of ele will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-341589