Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2005-03-29
2005-03-29
Leja, Ronald (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
06873507
ABSTRACT:
An input circuit for an integrated circuit includes an electrostatic discharge circuit. The input circuit incorporates an interconnect pad, an ESD protection resistor, and an interconnect line that are coupled to the active internal components of the integrated circuit. The interconnect pad is coupled to the interconnect line, and the interconnect line is coupled to the ESD protection resistor which is coupled to the active internal components of the integrated circuit. The ESD protection resistor is positioned physically proximate to the active internal components of the integrated circuit and adjusted in value to compensate for the intrinsic resistance or RC time constant of the interconnect line. The circuitry provides for a lower signal propagation delay through the external connection because of lower RC time constants to drive the capacitance of the interconnect.
REFERENCES:
patent: 5218222 (1993-06-01), Roberts
patent: 5270565 (1993-12-01), Lee et al.
patent: 5293057 (1994-03-01), Ho et al.
patent: 5336908 (1994-08-01), Roberts
patent: 5430602 (1995-07-01), Chin et al.
patent: 5581104 (1996-12-01), Lowrey et al.
patent: 5654860 (1997-08-01), Casper et al.
patent: 5656967 (1997-08-01), Casper et al.
patent: 5717559 (1998-02-01), Narita
patent: 5721658 (1998-02-01), Ma et al.
patent: 5744839 (1998-04-01), Ma et al.
patent: 5767552 (1998-06-01), Casper et al.
patent: 5805009 (1998-09-01), Casper et al.
patent: RE36024 (1999-01-01), Ho et al.
patent: 5880917 (1999-03-01), Casper et al.
patent: 5889644 (1999-03-01), Schoenfeld et al.
patent: 5982599 (1999-11-01), Ma et al.
patent: 6004838 (1999-12-01), Ma et al.
patent: 6040733 (2000-03-01), Casper et al.
patent: 6130811 (2000-10-01), Gans et al.
patent: 6137664 (2000-10-01), Casper et al.
patent: 6181540 (2001-01-01), Schoenfeld et al.
patent: 6204537 (2001-03-01), Ma
patent: 6678133 (2004-01-01), Roohparvar
Leffert Jay & Polglaze PA
Leja Ronald
Micro)n Technology, Inc.
LandOfFree
Electrostatic discharge protection with input impedance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection with input impedance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection with input impedance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3415429