Variable duty cycle clock generation circuits and methods...

Details Variable duty cycle clock generation circuits and methods... Variable duty cycle clock generation circuits and methods...

2005-01-25

2005-01-25

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S114000, C327S172000

Reexamination Certificate

active

06847244

ABSTRACT:
A signal generator generates an output signal with a programmable duty cycle and includes a first buffer which generates in response to an input signal an intermediate signal having a selected edge with a voltage slope selected to vary a length of a selected phase of the output signal. A second buffer having a selected input voltage threshold generates the output signal in response to the intermediate signal.

REFERENCES:
patent: 5907254 (1999-05-01), Chang
patent: 6198322 (2001-03-01), Yoshimura
patent: 6320438 (2001-11-01), Arcus
patent: 6374361 (2002-04-01), Lee et al.
patent: 6501307 (2002-12-01), Yen

Affiliated with

Also associated with

Rating

Variable duty cycle clock generation circuits and methods... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable duty cycle clock generation circuits and methods..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable duty cycle clock generation circuits and methods... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3405962