Flash array implementation with local and global bit lines

Details Flash array implementation with local and global bit lines Flash array implementation with local and global bit lines

2005-01-25

2005-01-25

Nguyen, Viet Q. (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S063000, C365S185170, C365S185130, C365S185110, C365S051000

Reexamination Certificate

active

06847552

ABSTRACT:
A flash memory device that can detect short circuits in local and global bit lines. The flash memory device has a plurality of sets of adjacent local bit lines, a plurality of global bit lines and a plurality of select transistors. Each select transistor has a control gate and is coupled between one of the local bit lines in each set of local bit lines and one of the global bit lines. Thus, each local bit line in each set of local bit lines is coupled to a different global bit line. Multiple select lines are used to activate the control gates on the select transistors. Each select line is coupled to the control gates on associated select transistors. The associated select transistors are select transistors that are coupled to the local bit lines in an associated set of local bit lines.

REFERENCES:
patent: 5691938 (1997-11-01), Yiu et al.
patent: 5777922 (1998-07-01), Choi et al.
patent: 5825782 (1998-10-01), Roohparvar
patent: 5894437 (1999-04-01), Pellegrini
patent: 5898637 (1999-04-01), Lakhani et al.
patent: 5996106 (1999-11-01), Seyyedy
patent: 6064592 (2000-05-01), Nakagawa et al.
patent: 6084794 (2000-07-01), Lu et al.
patent: 6255163 (2001-07-01), Zatelli et al.
patent: 6304504 (2001-10-01), Chevallier et al.
patent: 6496417 (2002-12-01), Shiau et al.
patent: 6507515 (2003-01-01), Taniguchi
patent: 6671203 (2003-12-01), Tanzawa et al.
patent: 6717853 (2004-04-01), Abedifard et al.
patent: 6795326 (2004-09-01), Chevallier
patent: 20030107092 (2003-06-01), Chevallier
patent: 20040151027 (2004-08-01), Abedifard et al.
patent: 20040155234 (2004-08-01), Ishimaru et al.
patent: WO 9631882 (1996-10-01), None

Affiliated with

Also associated with

Rating

Flash array implementation with local and global bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash array implementation with local and global bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash array implementation with local and global bit lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3395782