Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2005-03-15
2005-03-15
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
06867627
ABSTRACT:
Delay-locked loops have high bandwidth locking characteristics that are less susceptible process, voltage and temperature (PVT) variations. These DLLs are configured to support transition from a partial feedback loop lock condition to a full feedback loop lock condition during a start-up time interval, in order to insure that a multi-cycle lock condition is established at the time the DLL's clock signal output becomes available. The DLL may include a variable delay line that is responsive to a reference clock signal, an auxiliary phase detector that is electrically coupled to the variable delay line, and a main phase detector that is responsive to the reference clock signal and a feedback clock signal (DLLCLK). The auxiliary phase detector may be an edge-triggered SR-type phase detector and the main phase detector may be a three-state phase frequency detector.
REFERENCES:
patent: 5485490 (1996-01-01), Leung et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 6100735 (2000-08-01), Lu
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6295328 (2001-09-01), Kim et al.
patent: 6501312 (2002-12-01), Nguyen
patent: 6501328 (2002-12-01), Gauthier et al.
patent: 6504408 (2003-01-01), von Kaenel
patent: 6518807 (2003-02-01), Cho
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6584021 (2003-06-01), Heyne et al.
patent: 6584578 (2003-06-01), Faue
patent: 6586978 (2003-07-01), Stief
patent: 6593786 (2003-07-01), Jung
patent: 6727739 (2004-04-01), Stubbs et al.
patent: 20030052719 (2003-03-01), Na
patent: 20030058014 (2003-03-01), Krishnamurty
patent: 20030067334 (2003-04-01), Brass et al.
patent: 20030067335 (2003-04-01), von Kaenel
patent: 20030071668 (2003-04-01), Starr
patent: 20030090296 (2003-05-01), Yoo
patent: 20030094984 (2003-05-01), Weis et al.
patent: 20030095009 (2003-05-01), Gomm et al.
patent: 20030099321 (2003-05-01), Juan et al.
patent: 20030108139 (2003-06-01), Jung
patent: 20030117193 (2003-06-01), Lee
patent: 20030117194 (2003-06-01), Lee
patent: 20030141910 (2003-07-01), Reindl
patent: 20030151433 (2003-08-01), Takai
patent: 20030154417 (2003-08-01), Drexler
patent: 20030154447 (2003-08-01), Gauthier et al.
Moon et al., “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,” IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000.
Lee et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,” IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Integrated Device Technology Inc.
Myers Bigel & Sibley & Sajovec
Nguyen Linh My
LandOfFree
Delay-locked loop (DLL) integrated circuits having high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay-locked loop (DLL) integrated circuits having high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay-locked loop (DLL) integrated circuits having high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3382589