Coded data generation or conversion – Sample and hold
Reexamination Certificate
2005-03-08
2005-03-08
Wamsley, Patrick (Department: 2819)
Coded data generation or conversion
Sample and hold
C341S143000, C330S010000, C375S247000
Reexamination Certificate
active
06864815
ABSTRACT:
A system and method of creating a highly efficient digital amplifier which can take either analog or digital inputs, and produce a high power accurate representation of the input to drive speakers or other low impedance load is described. The system employs a transition detector and delay unit which allows the comparator of the signal modulator to ignore its inputs for a pre-determined number of subsequent clock cycles once an output transition has been detected. Through the use of faster clocks and variable clock cycle skips upon the comparator's output transition, finer resolution of the feedback's clock period for noise-shaping purposes is achieved. Finer resolution of the clock period allows the present invention to employ a more aggressive noise-shaping than previously possible.In another aspect of the invention, additional delta-sigma modulator noise suppression is obtained by using the common bridge implementation of the power output stage with the improvement of configuring the bridge to create a 3-state condition instead of the conventional 2 states. By controlling the two halves of the bridge independently of one another, an output with 3 states makes for improved noise shaping performance.
REFERENCES:
patent: 4349754 (1982-09-01), Bull
patent: 5077539 (1991-12-01), Howatt
patent: 5257026 (1993-10-01), Thompson et al.
patent: 5274375 (1993-12-01), Thompson
patent: 5327137 (1994-07-01), Scheerer et al.
patent: 5508647 (1996-04-01), Okamoto
patent: 5617058 (1997-04-01), Adrian et al.
patent: 5617090 (1997-04-01), Ma et al.
patent: 5701106 (1997-12-01), Pikkarainen et al.
patent: 5777512 (1998-07-01), Tripathi et al.
patent: 5974089 (1999-10-01), Tripathi et al.
patent: 6111532 (2000-08-01), Hirano et al.
patent: 6137429 (2000-10-01), Chan et al.
patent: 6151613 (2000-11-01), Khoini-Poorfard
patent: 6215423 (2001-04-01), May et al.
patent: 6362763 (2002-03-01), Wang
patent: 6414613 (2002-07-01), Midya et al.
patent: 6587060 (2003-07-01), Abbey
patent: 6765518 (2004-07-01), Olson et al.
patent: 6791404 (2004-09-01), Olson et al.
patent: 6798857 (2004-09-01), Gregorian et al.
patent: WO 0035082 (2000-06-01), None
A. J. Magrath, et al., “Power Digital-to-Analogue Conversion Using a Sigma-Delta Modulator with Controlled Limit Cycles,”Electronics Letters, Feb. 16, 1995, pp. 251-253, vol. 31, No. 4, IEE, Stevenage, Herts, GB. (XP000513671).
Norsworthy, S. R. ed. (1996). “Delta-Sigma Data Converters-Theory, Design, and Simulation,” IEEE PRESS, pp. 152-155. 178-183.
Olson Erlend
Opris Ion
Broadcom Corporation
Christie Parker & Hale LLP
Wamsley Patrick
LandOfFree
Method and apparatus for efficient mixed signal processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for efficient mixed signal processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for efficient mixed signal processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3380078