Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2005-07-05
2005-07-05
Mai, Son (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000, C327S298000, C327S407000
Reexamination Certificate
active
06914852
ABSTRACT:
An apparatus and method for generating a plurality of synchronizing signals for synchronizing operation of the device in which the apparatus is located, such as in semiconductor memory devices. The apparatus can generate a plurality of synchronizing signals based on a corresponding plurality of input clock signals and select one of the synchronizing signals to be provided as the synchronizing clock signal. Alternatively, the apparatus can generate a plurality of internal clock signals based on an input clock signal, and generate a corresponding plurality of synchronizing signals from the plurality of internal clock signals. One of the synchronizing signals is selected by the apparatus as the synchronizing clock signal. Alternatively, the apparatus can receive a clock signal, generate a synchronized clock signal therefrom, and generate a synchronizing pulse in response to number of periods of the synchronized clock signal, the number based on a selection signal provided to the apparatus.
REFERENCES:
patent: 5254888 (1993-10-01), Lee et al.
patent: 5652536 (1997-07-01), Nookala et al.
patent: 5955904 (1999-09-01), Kawasaki
patent: 5964880 (1999-10-01), Liu et al.
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6104228 (2000-08-01), Lakshmikumar
patent: 6107841 (2000-08-01), Goodnow
patent: 6111446 (2000-08-01), Keeth
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6236251 (2001-05-01), Akamatsu
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6323715 (2001-11-01), Vatinel
patent: 6326826 (2001-12-01), Lee et al.
patent: 6327196 (2001-12-01), Mullarkey
patent: 6333893 (2001-12-01), Keeth et al.
patent: 6339553 (2002-01-01), Kuge
patent: 6434083 (2002-08-01), Lim
patent: 6453425 (2002-09-01), Hede et al.
patent: 6600345 (2003-07-01), Boutaud
patent: 6621315 (2003-09-01), Heo et al.
patent: 2003/0085744 (2003-05-01), Heo et al.
patent: 02190733 (1990-07-01), None
Jung, Y. et al., “A Dual-Loop Delay-Locked Loop Using Multiple Voltage-Controlled Delay Lines,” IEEE Journal of Solid-State Circuits, vol. 36, No. 5, May 2001, pp. 784-791.
Dorsey & Whitney LLP
Mai Son
LandOfFree
Multi-frequency synchronizing clock signal generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-frequency synchronizing clock signal generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-frequency synchronizing clock signal generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3371089