Compact image sensor layout with charge multiplying register

Details Compact image sensor layout with charge multiplying register Compact image sensor layout with charge multiplying register

2002-08-12

2004-08-31

Luu, Thanh X. (Department: 2878)

Radiant energy

Photocells; circuits and apparatus

Photocell controlled circuit

C377S057000

Reexamination Certificate

active

06784412

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to solid-state image sensors, specifically to image sensors that incorporate a Charge Multiplier (CM) in their structure, and more specifically to a design architecture of a CCD image sensor with a charge multiplier in a serial register that has a compact layout.
BACKGROUND OF THE INVENTION
A typical image sensor senses light by converting impinging photons into electrons that are integrated (collected) in sensor pixels. After the integration cycle is completed charge is converted into a voltage that is supplied to the output terminals of the device. The charge to voltage conversion is accomplished either directly in the sensor pixels, such as in Active Pixel CMOS Image Sensors (APS), or remotely off the sensing area, in charge conversion amplifiers. In the remote conversion approach charge must be transported to the sensing amplifier by a well know charge transferring process using various vertical and horizontal Charge Coupled Device (CCD) registers. It has been shown that in the remote sensing approach it is possible to multiply charge as it travels through the registers and thus overcome the limitations that are caused by the high noise floor of the charge detection amplifiers. It is then possible to achieve very high sensor sensitivity, including Single Photon Detection (SPD) similarly as is obtained in Image Intensifiers (II).
U.S. Pat. No. 5,337,340 to Hynecek teaches the basic concept of the charge carrier multiplication used in a typical CCD register. The multiplication is based on a single carrier impact ionization process that is induced by application of suitable clocking voltages to the various device gates. The suitable clocking voltages generate high fields in the structure and when a carrier is injected into these high field regions it gains energy and causes impact ionization. This process thus increases the original number of carriers that arrive at the charge detection node. This is a desirable effect, since the carrier multiplication that is based on single carrier impact ionization is almost noiseless. It is much easier to detect many electrons per single received photon than a single electron by the current state of the art charge detection amplifiers. The noise floor of the present day charge detection amplifiers is approximately 10 electrons, and cannot be easily reduced particularly at high clocking frequencies.
The charge multiplication, however, presents a problem for the design of the CCD registers. As the number of transported carriers gradually increases, larger and larger wells need to be used. This may not be easily accommodated in registers that are restricted in both dimensions by the array pixel pitch. Examples are the vertical registers in Frame Transfer (FT) sensors, Time Delay Integrate (TDI) sensors, or Interline Transfer (IT) sensors. It is thus desirable to incorporate most of the charge multiplication function into horizontal CCD registers whose pixel size is restricted in only one dimension or not at all.
The second problem resulting from the charge multiplication is related to the Dynamic Range (DR) of the charge conversion structures that are located at the input of the charge detection amplifiers. Typically, charge is transferred onto a suitable charge detection node whose capacitance converts arrived charge into an increment of voltage. It is desirable to have a high sensitivity and low noise for the charge conversion. This dictates a very small value for the node capacitance. However, when charge is multiplied, the voltage increment may be so large that the detection node cannot handle it. The available maximum voltage swing thus undesirably limits the DR of the sensor. To avoid this problem it is therefore advantageous to incorporate some DR compression into the sensor.
As shown by the prior art device in
FIG. 1
, the CCD Frame Transfer area image sensor has an image sensing area
102
with light shielded dark reference pixels
113
, memory area
103
, and an extended serial register
105
. The register
105
is connected to charge multiplication region
106
of a variable pixel width. The charge overflow region
108
follows the multiplier and supplies charge into at least two detection nodes with corresponding amplifiers
109
and
110
that supply signal to the respective output terminals
111
and
112
. Voltage Vdd provides the source voltage to amplifiers
109
and
110
. Providing suitable bias voltages and clocking signals to the terminals
104
,
107
, and
114
operate the sensor. An antiblooming structure is biased through terminal
116
. By combining the output signals from outputs
111
and
112
, that typically have a different conversion gain factor, a piecewise linear transfer characteristic is obtained. This accomplishes the DR compression and avoids the saturation of the output charge detection nodes.
Another prior art example of the FT image sensor that incorporates the charge multiplier in its serial register is shown in FIG.
2
. In this case the charge overflow region is built into each charge multiplication stage. This results in a logarithmic transfer characteristic and a register with pixels that requires only a constant width. The regions
102
through
109
and
116
in
FIG. 1
correspond directly to the regions
202
through
209
and
216
in FIG.
2
. The device of
FIG. 2
also includes output
210
and charge detection reset node
212
. The DR compression in this case is achieved directly in charge domain by summing charge from charge multiplier
206
with overflow charge in register
208
via the charge summing and detection node
211
. The charge domain processing reduces noise and simplifies the off-chip signal processing electronics. In applications where the charge summing is not desired it can be seen by those skilled in the art that a separate output for each channel is easily implemented.
In both prior art examples the extended registers,
105
and
205
along with charge multiplier sections
106
and
206
, require a significant increase in the chip area to accommodate the large amount of multiplication stages that are typically needed. Additionally, although registers
105
and
205
along with charge multiplier sections
106
and
206
in the examples in
FIGS. 1 and 2
each have only one 180-degree turn, several 180-degree channel turns may be necessary. This is due to the requirement of having the number of extended register stages equal to a multiple of the horizontal sensor pixels. It is typically not possible to maintain the same pixel pitch in the charge multiplier sections
106
and
206
as in the section of the serial register
105
and
205
that interfaces with the array. This results in longer overall register length than the array width and consequently in several register-foldovers with 180-degree turns. The sacrifice in chip area may not be important for FT image sensors, where the memory already occupies a large portion of the silicon chip, but it is important in Interline Transfer image sensors (IT) and in Full Frame (FF) image sensors. One particular application where the chip size is crucial, not only from the cost considerations but also from the packaging point of view, is in endoscopes. In these applications, in addition to keeping the chip size small, it is also necessary to locate the optical center of the image sensing area near the mechanical center of the package. This is very difficult to satisfy with the layout architectures presented in the examples shown in FIG.
1
and FIG.
2
.
SUMMARY OF THE INVENTION
It is an object of this invention to provide a compact chip layout for image sensors that have charge multipliers in their serial registers. Furthermore it is an object of this invention to provide chip layout that has the optical center of the image sensing area near the mechanical center of the package. It is an object of this invention to eliminate the need for the 180-degree serial register channel turns in the layout architecture. It is yet another object of the invention to provide a practical i

Affiliated with

Also associated with

Rating

Compact image sensor layout with charge multiplying register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact image sensor layout with charge multiplying register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact image sensor layout with charge multiplying register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3313718