Boots – shoes – and leggings
Patent
1988-02-12
1991-04-02
Shaw, Gareth D.
Boots, shoes, and leggings
357 43, 3649255, 3649278, 3649256, 3649261, G06F 1300
Patent
active
050051539
ABSTRACT:
In a semiconductor integrated circuit device having at least two logic blocks each including at least two logic units each having a number of MOS FET's integrated therein, bipolar transistors for driving the MOS FET's are selectively arranged between the logic blocks and/or the logic units so as to shorten the critical path of a logic block.
REFERENCES:
patent: 3865649 (1975-02-01), Beasom
patent: 3987418 (1976-09-01), Buchanan
patent: 4144561 (1979-03-01), Tu et al.
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4225877 (1980-09-01), Miles et al.
patent: 4266270 (1981-05-01), Daniels et al.
patent: 4307445 (1981-12-01), Tredennick et al.
patent: 4366522 (1982-12-01), Baker
patent: 4402003 (1983-08-01), Blanchard
patent: 4433378 (1984-02-01), Leger
patent: 4441117 (1984-04-01), Zommer
patent: 4445268 (1984-05-01), Hirao
patent: 4450519 (1984-05-01), Guttag et al.
patent: 4546370 (1985-10-01), Curran
patent: 4547791 (1985-10-01), Roger et al.
Maejima Hideo
Masuda Ikuro
Hitachi , Ltd.
Kriess Kevin A.
Shaw Gareth D.
LandOfFree
Data processor integrated on a semiconductor substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor integrated on a semiconductor substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor integrated on a semiconductor substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-330980