Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2002-08-08
2004-10-05
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S750000, C257S761000, C257S765000, C438S652000, C438S653000, C438S656000
Reexamination Certificate
active
06800938
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to a semiconductor device and its method of manufacture. More particularly, the present invention relates to a semiconductor device which features copper metallurgy formed on an amorphous metallic glass barrier layer, and to its method of manufacture.
2. Related Art
To provide higher speed of semiconductor devices, it has become necessary in the art to employ conductive materials of low resistivity and insulators having low-k, i.e., a dielectric constant less than about 4. For example, copper is now becoming the conductive material of choice because of its lower resistivity and better electromigration resistance as compared with aluminum. In addition, as alternatives to silicon dioxide or doped silicon dioxide, such as BPSG, which have dielectric constants above 4, insulation materials with low dielectric constant (k<4) have been investigated. For example, in U.S. Pat. No. 5,563,105, a fluorine doped silicon glass (FSG), with a dielectric constant of 3.5-3.7, is described. Also, organic materials having an even lower dielectric constant, such as about 2.7, have been developed for use as insulators. See, for example, U.S. Pat. No. 5,965,679.
For copper metallurgy, the damascene process is typically used, where copper is deposited over the entire patterned insulator surfaces to fill openings, i.e., trenches and vias, followed by planarization, e.g. using chemical mechanical polishing. When the deposition is by electroplating, a plating base or seed layer precedes the deposition, as well as other layers, such as refractory metals or refractory metal nitrides, to improve adhesion and to prevent copper diffusion into the insulator. Because the thickness of such barrier layers needs to be reduced to meet microprocessing requirements, diffusion of copper through the barrier layers into low-k insulators becomes a problem.
In particular, for temperatures for back end of the line processing, i.e., less than 450° C., thermal diffusion of copper into oxide or organic insulators is not significant. However, in the presence of an electric field and moisture, copper atoms can be chemically ionized first at the anode, then positive copper ions can migrate rapidly through low-k insulators (so-called electrochemical migration) to the cathode causing reliability problems. Further, outgassing of benzene from organic insulators, such as those described in U.S. Pat. No. 5,965,679, at high temperature can electrostatically attract positive copper ions. Due to the poly-crystalline nature of conventional barrier layers, such layers always have some crystralline defects such as lattice defects, grain boundary, and segregation. Those defects, particularly grain boundary, could serve as a fast diffusion path for copper electrochemical migration. Copper diffusion through conventional barrier layers into low-k insulators can result in increased electronic leakage, increased dielectric constant and premature time-dependent dielectric fail.
Therefore, there exists a need in the industry for an improved barrier layer for copper damascene structures having low-k insulators, and an accompaning method of making such structures.
SUMMARY OF THE INVENTION
It is against this background, that the present invention introduces a barrier layer which comprises an amorphous metallic glass for use with copper conductive layers and low-k organic insulators. In general, the barrier layer serves as the primary barrier for preventing diffusion of copper into the low-k organic insulator. In addition, in use, the barrier layer is relatively thin, which allows the low resistivity characteristics of copper to be beneficially utilized in back end of the line metallurgy. The amorphous nature of the barrier layer also provides for adequate formation of a continuous and highly textured copper seed layer, when the copper is deposited in an opening by electroplating, as well as satisfactory adhesion of the copper to the low-k organic insulator.
In accordance with the invention, there is provided a semiconductor device comprising a conductive layer in an opening in an insulator, wherein the conductive layer comprises copper and the insulator comprises a low-k organic material, and further wherein the conductive layer is formed on a barrier layer which comprises an amorphous metallic glass.
Further, in accordance with the invention, there is provided a semiconductor device comprising a conductive layer in an opening in an insulator; wherein the conductive layer comprises copper; wherein the insulator comprises an oligomer, uncured polymer or cured polymer comprising the reaction product of one or more polyfunctional compounds containing two or more cyclopentadienone groups and at least one polyfunctional compound containing two or more aromatic acetylene groups wherein at least one of the polyfunctional compounds contain three or more groups selected from the group consisting of acetylene groups and cyclopentadienone groups; and a barrier layer disposed between the conductive layer and the insulator, the barrier layer comprising amorphous tantalum-aluminum, which contains about 69% to about 75% tantalum. The amorphous tantalum-aluminum alloys have ideal barrier characteristics such as structural homogeneity and the absence of crystalline defects. Their physical and electrical properties can also be adjusted by changing process conditions and compositions.
Additionally, in accordance with the invention, there is provided a method of making a semiconductor device, comprising the steps of forming an opening in an insulator which comprises a low-k organic material; forming in the opening a barrier layer which comprises an amorphous metallic glass; and forming on the barrier layer a conductive layer which comprises copper.
The foregoing and other features and advantages of the invention will be apparent from the following more particular description of embodiments of the invention.
REFERENCES:
patent: 5372974 (1994-12-01), Doan et al.
patent: 5714418 (1998-02-01), Bai et al.
patent: 5882738 (1999-03-01), Blish, II et al.
patent: 5959359 (1999-09-01), Tsuchiya
patent: 5965679 (1999-10-01), Godschalx et al.
patent: 5973400 (1999-10-01), Murakami et al.
patent: 5977634 (1999-11-01), Bai et al.
patent: 6054770 (2000-04-01), Toyoda et al.
patent: 6103625 (2000-08-01), Marcyk et al.
patent: 6229211 (2001-05-01), Kawanoue et al.
patent: 6265257 (2001-07-01), Hsu et al.
patent: 6291334 (2001-09-01), Somekh
patent: 6306756 (2001-10-01), Hasunuma et al.
patent: 6320213 (2001-11-01), Kirlin et al.
patent: 6348731 (2002-02-01), Ashley et al.
patent: 2001/0030366 (2001-10-01), Nakano et al.
patent: 2003/0022483 (2003-01-01), Shroff et al.
patent: WO 00/03420 (2000-01-01), None
Akira Ohta, et al., “Preparation of Ta2A1 Intermetallic Compound Films and Their Application As Diffusion Barriers To Cu Penetration”, Tin Solid Films 278 (1996) pp. 6-11.
H. Toyoda, et al., “Improvement In The Electromigration Lifetime Using Hyper-Textured Aluminum Formed On Amorphous Tantalum-Aluminum Underlayer”, IEEE/IRPS, 1994, pp. 178-184.
Jackson Jerome
Landau Matthew C
Sabo William D.
LandOfFree
Semiconductor device having amorphous barrier layer for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having amorphous barrier layer for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having amorphous barrier layer for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3296607