Static information storage and retrieval – Magnetic shift registers – Logic
Reexamination Certificate
2003-07-07
2004-12-28
Auduong, Gene N. (Department: 2818)
Static information storage and retrieval
Magnetic shift registers
Logic
C365S148000, C365S158000
Reexamination Certificate
active
06836422
ABSTRACT:
BACKGROUND OF THE INVENTION
Magnetic Random Access Memory (“MRAM”) is a non-volatile memory that may be suitable for long term data storage. MRAM devices may perform read and write operations faster than conventional long term storage devices such as hard drives. In addition, MRAM devices may be more compact and may consume less power than conventional storage devices.
A typical MRAM device may include an array of memory cells where word lines extend along rows of the memory cells and bit lines extend along columns of the memory cells. Each memory cell may be located at a cross point of a word line and a bit line.
A memory cell in an MRAM device stores a bit of information according to an orientation of a magnetization. The magnetization of a memory cell assumes one of two stable orientations at a given time. These two orientations are known as parallel and anti-parallel and represent logic level values of ‘0’ and ‘1’, respectively.
The magnetization orientation affects the resistance of a memory cell such as a spin dependent tunneling junction device. For instance, the resistance of a memory cell is a first value R if the magnetization orientation is parallel, the resistance of the memory cell is increased to a second value (R+&Dgr;R) if the magnetization orientation changed from parallel to anti-parallel. The magnetization orientation of a selected memory cell, and therefore the logic state of the memory cell, may be read by determining the resistance state of the selected memory cell.
One of the challenges with MRAM devices involves electrically isolating the circuits that comprise the memory cells while maintaining a sufficient level of packing density. Although additional components such as transistors may be used to increase the isolation of memory cells, an increase in the number of components typically results in a decrease in the packing density of the memory cells, i.e., the number of memory cells per a given area, and a decrease in the packing density generally results in increased costs. It would be desirable to be able to increase packing densities while increasing the electrical isolation of memory cells and while improving the read performance of the MRAM memory.
SUMMARY OF THE INVENTION
In one exemplary embodiment, the present disclosure provides a method of performing a read operation from a first memory cell in a memory cell string that includes the first memory cell coupled to a second memory cell. The method includes providing a voltage to a first end of the first memory cell string that is closest to the first memory cell, providing a ground source to a second end of the first memory cell string that is opposite the first end, and determining whether a voltage change occurred at a node between the first and second memory cells in response to writing the first memory cell to a first state.
REFERENCES:
patent: 6169686 (2001-01-01), Brug et al.
patent: 6259644 (2001-07-01), Tran et al.
patent: 6567297 (2003-05-01), Baker
patent: 6597618 (2003-07-01), Zheng et al.
patent: 6781906 (2004-08-01), Perner et al.
patent: 6785156 (2004-08-01), Baker
patent: 2002/0101758 (2002-08-01), Baker
patent: 2003/0039162 (2003-02-01), Baker
“Nonvolatile RAM based on Magnetic Tunnel Junction Elements” by M. Durlam et al. 2000 IEEE International Solid-State Circuits Conference 07803-5853-8/00, Motorola Labs, Physical Sciences Research Labs, Tempe, AZ, Section TA 7.3.
“A 10ns Read and Write Non-volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell” by Roy Scheuerlein et al. 2000 IEEE International Solid-State Circuits Conference 07803-5853-8/00, IBM Research Almaden Research Center, San Jose, CA, Section TA 7.2.
“Offset Compensating Bit-Line Sensing Scheme for High Density DRAM's” by Yohi Watanabe et al., IEE Jurnal of Solid-State Circuits, vol. 29, No. 1, Jan. 1994.
Champion Corbin L.
Perner Frederick A
Smith Kenneth K.
LandOfFree
System and method for reading a memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reading a memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reading a memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3291236