Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2001-09-28
2004-08-10
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S158000, C327S161000
Reexamination Certificate
active
06774686
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to the minimizing of jitter in closed-loop applications. More particularly, the invention relates to the minimizing of jitter in a closed-loop application using matched, controlled delay elements outside of the closed-loop system.
BACKGROUND
A closed-loop clock timing reference such as a Delay Locked Loop (DLL) or Phase Locked Loop (PLL) may be configured to generate an internal reference that controls the timing of a loop. This reference tightly controls the delay of the loop elements and jitter in the loop.
Jitter is the deviation or displacement of some aspect of the pulses in a high-frequency digital signal. As the name suggests, jitter can be thought of as shaky pulses. The deviation can be in terms of amplitude, phase timing, or the width of the signal pulse. Among the causes of jitter are electromagnetic interference and crosstalk with other signals. Jitter can cause a display monitor to flicker, affect the ability of the processor in a personal computer to perform as intended, introduce clicks or other undesired effects to audio signals, and cause the loss of data transmitted between network devices. The amount of allowable jitter depends greatly on the application.
REFERENCES:
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6100733 (2000-08-01), Dortu et al.
patent: 6194930 (2001-02-01), Matsuzaki et al.
patent: 6225843 (2001-05-01), Taniguchi et al.
patent: 6259293 (2001-07-01), Hayase et al.
patent: 6351166 (2002-02-01), Hashimoto
patent: 6377100 (2002-04-01), Fujieda
patent: 6388485 (2002-05-01), Kim
Casper Bryan K.
Kennedy Joseph T.
Martin Aaron K.
Mooney Stephen R.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Wells Kenneth B.
LandOfFree
Method for minimizing jitter using matched, controlled-delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for minimizing jitter using matched, controlled-delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for minimizing jitter using matched, controlled-delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3279094