Abrading – Precision device or process - or with condition responsive... – Computer controlled
Reexamination Certificate
2002-11-19
2004-05-25
Eley, Timothy V. (Department: 3724)
Abrading
Precision device or process - or with condition responsive...
Computer controlled
C451S010000, C451S041000
Reexamination Certificate
active
06739944
ABSTRACT:
TECHNICAL FIELD
This invention relates to systems for polishing semiconductor wafers.
BACKGROUND OF THE INVENTION
In the fabrication of integrated circuits, numerous integrated circuits are typically constructed simultaneously on a single semiconductor wafer. The wafer is then later subjected to a singulation process in which individual integrated circuits are singulated from the wafer. At certain stages of fabrication, it is often necessary to polish a surface of the semiconductor wafer. In general, a semiconductor wafer can be polished to remove high topography, surface defects such as crystal lattice damage, scratches, roughness, or embedded particles of dirt or dust. This polishing process is often referred to as mechanical planarization (MP) and is utilized to improve the quality and reliability of semiconductor devices. This process is usually performed during the formation of various devices and integrated circuits on the wafer.
The polishing process may also involve the introduction of a chemical slurry to facilitate higher removal rates and selectivity between films of the semiconductor surface. This polishing process is often referred to as chemical mechanical planarization (CMP).
In general, the polishing process involves holding and rotating a thin flat wafer of semiconductor material against a polishing surface under controlled pressure and temperature. One such apparatus for polishing thin flat semiconductor wafers is discussed in our U.S. Pat. No. 5,081,796. Other apparatuses are described in U.S. Pat. Nos. 4,193,226 and 4,811,522 to Gill, Jr. and U.S. Pat. No. 3,841,031 to Walsh.
One problem encountered in polishing processes is the non-uniform removal of the semiconductor surface. Removal rate is directly proportional to downward pressure on the wafer, rotational speeds of the platen and wafer, slurry particle density and size, slurry composition, and the effective area of contact between the polishing pad and the wafer surface. Removal caused by the polishing platen is related to the radial position on the platen. The removal rate is increased as the semiconductor wafer is moved radially outward relative to the polishing platen due to higher platen rotational velocity. Additionally, removal rates tend to be higher at wafer edge than at wafer center because the wafer edge is rotating at a higher speed than the wafer center.
Another problem in conventional polishing processes is the difficulty in removing non-uniform films or layers which have been applied to the semiconductor wafer. During the fabrication of integrated circuits, a particular layer or film may have been deposited or grown in a desired uneven manner resulting in a non-uniform surface which is subsequently subjected to polishing processes. The thicknesses of such layers or films can be very small (on the order of 0.5 to 5.0 microns), thereby allowing little tolerance for non-uniform removal. A similar problem arises when attempting to polish warped surfaces on the semiconductor wafer. Warpage can occur as wafers are subjected to various thermal cycles during the fabrication of integrated circuits. As a result of this warpage, the semiconductor surface has high and low areas, whereby the high areas will be polished to a greater extent than the low areas.
As a result of these polishing problems, individual regions of the same semiconductor wafer can experience different polishing rates. As an example, one region may be polished at a much higher rate than that of other regions, causing removal of too much material in the high rate region or removal of too little material in the lower rate regions.
A compounding problem associated with polishing semiconductor wafers is the inability to monitor polishing conditions in a effort to detect and correct the above inherent polishing problems as they occur. It is common to conduct numerous pre-polishing measurements of the wafer before commencement of the polishing process, and then conduct numerous similar post-polishing measurements to determine whether the polishing process yielded the desired topography, thickness, and uniformity. However, these pre- and post-polishing measurements are labor intensive and result in a low product throughput.
The present invention provides a polishing system and method which significantly reduces the problems associated with non-uniform removal and monitoring of the polishing process.
REFERENCES:
patent: 3156073 (1964-11-01), Strasbaugh
patent: 3564776 (1971-02-01), Aspden
patent: 3603042 (1971-09-01), Boettcher
patent: 3691694 (1972-09-01), Goetz et al.
patent: 3693301 (1972-09-01), Lemaitre
patent: 3841031 (1974-10-01), Walsh
patent: 4050954 (1977-09-01), Basi
patent: 4083272 (1978-04-01), Miller
patent: 4193226 (1980-03-01), Gill, Jr. et al.
patent: 4365301 (1982-12-01), Arnold et al.
patent: 4438598 (1984-03-01), Wohlmuth
patent: 4450652 (1984-05-01), Walsh
patent: 4471579 (1984-09-01), Bovensiepen
patent: 4513538 (1985-04-01), Wolters et al.
patent: 4517041 (1985-05-01), Hennenfent et al.
patent: 4793895 (1988-12-01), Kaanta et al.
patent: 4811522 (1989-03-01), Gill, Jr.
patent: 4850152 (1989-07-01), Heynacher et al.
patent: 4912883 (1990-04-01), Chang et al.
patent: 4930262 (1990-06-01), Sennewald
patent: 4940507 (1990-07-01), Harbarger
patent: 5036015 (1991-07-01), Sandhu et al.
patent: 5036630 (1991-08-01), Kaanta et al.
patent: 5069002 (1991-12-01), Sandhu et al.
patent: 5081421 (1992-01-01), Miller et al.
patent: 5081796 (1992-01-01), Schultz
patent: 5085015 (1992-02-01), Adcock
patent: 5099614 (1992-03-01), Arai et al.
patent: 5104828 (1992-04-01), Morimoto et al.
patent: 5113622 (1992-05-01), Nishiguchi et al.
patent: 5127196 (1992-07-01), Morimoto et al.
patent: 5157876 (1992-10-01), Medellin
patent: 5196353 (1993-03-01), Sandhu et al.
patent: 5205077 (1993-04-01), Wittstock
patent: 5232875 (1993-08-01), Tuttle et al.
patent: 5234867 (1993-08-01), Schultz et al.
patent: 5240552 (1993-08-01), Yu et al.
patent: 5245794 (1993-09-01), Salugsugan
patent: 5308438 (1994-05-01), Cote et al.
patent: 5329732 (1994-07-01), Karlsrud et al.
patent: 5413941 (1995-05-01), Koos et al.
patent: 5433650 (1995-07-01), Winebarger
patent: 5433651 (1995-07-01), Lustig et al.
patent: 5486129 (1996-01-01), Sandhu et al.
patent: 5498196 (1996-03-01), Karlsrud et al.
patent: 5514245 (1996-05-01), Doan et al.
patent: 5549511 (1996-08-01), Cronin et al.
patent: 5597442 (1997-01-01), Chen et al.
patent: 5605488 (1997-02-01), Ohashi et al.
patent: 5618447 (1997-04-01), Sandhu
patent: 5700180 (1997-12-01), Sandhu et al.
patent: 5718620 (1998-02-01), Tanaka et al.
patent: 5733418 (1998-03-01), Hershcovitch et al.
patent: 5851135 (1998-12-01), Sandhu et al.
patent: 5873769 (1999-02-01), Chiou et al.
patent: 5944580 (1999-08-01), Kim et al.
patent: 5957750 (1999-09-01), Brunelli
patent: 5980361 (1999-11-01), Muller et al.
patent: 6095898 (2000-08-01), Hennhofer et al.
patent: 6120347 (2000-09-01), Sandhu et al.
patent: 6121144 (2000-09-01), Marcyk et al.
patent: 6464561 (2002-10-01), Sandhu et al.
patent: 61-164773 (1986-07-01), None
patent: 61-188071 (1986-08-01), None
patent: 61-244460 (1986-10-01), None
patent: 61-265262 (1986-11-01), None
patent: 63-256342 (1988-10-01), None
patent: 91-197067/27 (1989-10-01), None
patent: 3-121773 (1991-05-01), None
patent: 3-142929 (1991-06-01), None
patent: 4-217456 (1992-08-01), None
patent: 5-69311 (1993-03-01), None
patent: 6-39704 (1994-02-01), None
“The NoveScan 210: Integrated ITM System for CMP Applications\Thickness Monitoring System,” retrieved on Sep. 10, 1996, http://www.nova.co.il/scan.htm. 5 pages.
“Automated Polishing System,” Solid State Technology, Jan. 1988; 3 pages.
“End Point for Chemi-Mechanical Polisher,” IBM Technical Disclosure Bulletin vol. 31, No. 4, Sep. 1988; 3 pages (325-327).
Carter Kaanta et al., “Submicron Wiring Technology with Tungsten and Planarization,” Fifth International IEEE VLSI Multilevel Interconnection Conference, Jun. 13-14, 1988, 10 pages (21-28).
Doan Trung Tri
Sandhu Gurtej S.
Eley Timothy V.
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
System for real-time control of semiconductor wafer polishing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for real-time control of semiconductor wafer polishing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for real-time control of semiconductor wafer polishing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3270161