Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
1999-07-12
2004-01-13
Ton, Dang (Department: 2666)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S489000, C370S412000, C370S419000, C370S420000, C370S421000, C370S463000, C370S480000
Reexamination Certificate
active
06678271
ABSTRACT:
FIELD OF INVENTION
The invention relates in general to system architecture. More specifically, the invention relates to improving the performance of systems having a local bus and a global bus.
BACKGROUND OF THE INVENTION
Advancements in semiconductor technology have enabled more cost effective computing and networking hardware architectures. Traditionally, system intelligence was centrally located within the computer or networking switch or router. Referring to
FIG. 1
a,
computing or networking systems traditionally comprise a motherboard
101
, a plurality of adapter cards
102
a-d
, all of which are communicatively coupled through a system backplane
103
.
Motherboards
101
are the traditional location of a system's intelligence. In the case of computing systems, the motherboard
101
is mostly responsible for running the operating system and application software. In the case of networking switches or routers, the motherboard
101
is responsible for identifying the destination address of each incoming traffic flow unit (such as a packet or cell). Computing system and router motherboards
101
are typically comprised of one or more microprocessors while switch motherboards
101
are typically comprised of application specific integrated circuits (ASICs).
In both computing and networking systems, traditionally, the adapter cards
102
a-d
may be viewed as having low levels of intelligence. That is, adapter cards
102
a-d
have traditionally been used for merely translating traffic flow between the motherboard
101
and various external connections
104
a-d
outside the system. In computing systems, the external connections may comprise the display (i.e., the computer screen), a Local Area Network (LAN) and speakers (e.g., for multimedia applications). In networking systems, the external connections
104
a-d
are typically a network.
In traditional systems, the intelligence is centrally located on the motherboard
101
because large semiconductor chips are needed to implement the intelligent functionality and its supporting logic. Thus implementing the system intelligence traditionally requires placing multiple large chips on the same card (the motherboard
101
). Populating multiple large chips on a single card consumes significant board space, thus motherboards
101
tend to be large form factor cards. Adapter cards
102
a-d
are typically smaller form factor cards since they merely perform translation layer functionality. That is, adapter cards tend to comprise smaller semiconductor chips since their functionality is limited.
Pushing more intelligence onto the adapter card is typically prohibitive at traditional transistor integration levels since it involves placing large chips on each adapter card. The increased size of each adapter card
102
a-d
needed to accommodate computing or switching intelligence there, results in greater total boardspace consumption by the system as compared to a centralized, motherboard approach. However, increased transistor level integration levels has resulted in smaller chips for a fixed functionality or intelligence level. Thus, system level intelligence may now be pushed onto the adapter cards
102
a-d
themselves while maintaining cost effectiveness of the overall system. The result is a smaller system, as shown in
FIG. 1
b
, that has no mother board and slightly larger adapter cards
105
a-d
. For networking systems, each adapter card
105
a-d
has the intelligence to route incoming/ingress traffic to the appropriate outgoing/egress adapter card
105
a-d.
A problem with implementing the intelligent adapter card architecture of
FIG. 1
b
(particularly for multiport adapter cards) however, concerns managing the traffic flow between the connection
107
a-d
and the backplane
108
. Specifically, the bandwidth associated with backplane
108
is typically higher than the bandwidth associated with the local routing capabilities of the adapter cards
105
a-d
. If designers do not account for these performance discrepancies (and integrate precautions into the intelligence of the adapter card), traffic units (such as packets, cells or words) may be dropped by the system at an unacceptably high rate.
Thus, what is needed is a system and method for overcoming the above described performance discrepancies.
SUMMARY OF THE INVENTION
An apparatus and method for providing a translation layer between a local bus and a global bus is described. The apparatus has a local bus and a global bus respectively coupled to a local bus gateway and a global bus gateway. A storage unit is coupled to both of the gateways, the storage unit having a traffic unit. Traffic control logic is coupled to at least one of the gateways and to at least one traffic statistic register.
REFERENCES:
patent: 4667322 (1987-05-01), Ulug
patent: 5274641 (1993-12-01), Shobatake et al.
patent: 5448564 (1995-09-01), Thor
patent: 5509117 (1996-04-01), Haug
patent: 5517662 (1996-05-01), Coleman et al.
patent: 5669009 (1997-09-01), Buktenica et al.
patent: 6092115 (2000-07-01), Choudhury et al.
patent: 6118792 (2000-09-01), Beshai
patent: 6246682 (2001-06-01), Roy et al.
patent: 6349394 (2002-02-01), Brock et al.
patent: 6373842 (2002-04-01), Coverdale et al.
patent: 6487212 (2002-11-01), Erimli et al.
patent: 6522188 (2003-02-01), Poole
Abelson Ron
Blakely , Sokoloff, Taylor & Zafman LLP
Nortel Networks Limited
Ton Dang
LandOfFree
High performance system and method having a local bus and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance system and method having a local bus and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance system and method having a local bus and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3263808