Method of forming a voltage regulator semiconductor device...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C323S225000

Reexamination Certificate

active

06791390

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structures therefor.
In the past, the semiconductor industry utilized various design techniques to implement voltage regulators and particularly voltage regulators operating in the linear or continuous time mode. Typically, these linear voltage regulators utilized a series pass output transistor to couple an unregulated input voltage to a regulated output voltage and provide a load current that flowed from the voltage input to the voltage output. The voltage regulator usually had a control loop that included an error amplifier which was utilized for comparing the output voltage to a fixed reference voltage and driving the output transistor to maintain the regulated output voltage at a fixed voltage value. One particular application for such voltage regulators was generally referred to as low drop-out voltage regulators. Low drop-out regulators are characterized by operation with a very small difference between the unregulated input voltage and the regulated output voltage. Typically, the difference is less than about three-fourths of a volt.
One particular problem with low drop-out regulators, was oscillation. Typically, the load that was driven by the low drop-out regulator had a capacitive component. Because of phase lags in the voltage regulator control loop, oscillations tended to develop in the regulated output voltage. One method for stabilizing such control loops was to add a resistor and capacitor network in parallel with the control electrode of the output transistor. The network degraded AC parameters such as ripple rejection on the unregulated input voltage at low current levels.
Accordingly, it is desirable to have a voltage regulator having a control loop that minimizes oscillation. tendency, that provides a damping effect that assists in minimizing oscillations, and that has a wide operating range of load current without degrading regulation provided by the voltage regulator.


REFERENCES:
patent: 5545970 (1996-08-01), Parkes, Jr. et al.
patent: 5666044 (1997-09-01), Tuozzolo

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a voltage regulator semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a voltage regulator semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a voltage regulator semiconductor device... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3248851

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.