Method and apparatus for emulating multi-ported memory circuits

Details Method and apparatus for emulating multi-ported memory circuits Method and apparatus for emulating multi-ported memory circuits

1997-10-17

1999-08-17

Maung, Zarni

Boots, shoes, and leggings

364578, 364488, 36518904, G06F 300

Patent

active

059406038

ABSTRACT:
A memory design is implemented in static memory circuits having a plurality of bidirectional access ports, wherein each port is configured for read or write access. The memory design defines initial contents, depth, width, and bank selection in the memory circuits according to predefined configuration values, as well as, for each access port, whether that access port is configured for read or write. Port access occurs during time slots, which are based on external clock signals and memory circuit access times. Modified memory designs may be implemented such that access ports are accordingly reconfigured.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4583169 (1986-04-01), Cooledge
patent: 4697241 (1987-09-01), Lavi
patent: 4706216 (1987-11-01), Carter
patent: 4744084 (1988-05-01), Beck et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4761768 (1988-08-01), Turner et al.
patent: 4849928 (1989-07-01), Hauck
patent: 4862347 (1989-08-01), Rudy
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4901259 (1990-02-01), Watkins
patent: 4914612 (1990-04-01), Beece et al.
patent: 4924429 (1990-05-01), Kurashita et al.
patent: 4935734 (1990-06-01), Austin
patent: 4937770 (1990-06-01), Samuels et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5129069 (1992-07-01), Helm et al.
patent: 5140687 (1992-08-01), Dye et al.
patent: 5210701 (1993-05-01), Hana et al.
patent: 5224055 (1993-06-01), Grundy et al.
patent: 5255363 (1993-10-01), Seyler
patent: 5425036 (1995-06-01), Liu et al.
patent: 5448522 (1995-09-01), Huang
patent: 5452231 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5487018 (1996-01-01), Loo et al.
patent: 5563829 (1996-10-01), Huang
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5603043 (1997-02-01), Taylor et al.
patent: 5649167 (1997-07-01), Chen et al.
"A User Programmable Reconfigurable Logic Array," by Carter, et al.; IEEE Custom Integrated Circuits Conference, 1986.
"Benefits of In-Circuit Re-Programmable Logic Devices," by Landry, Electro Conference, 1986.
"Programmable Gate Arrays, Technical Data, XC 4000 Logic Cell Array Family," Product Brochure, XILINX, San Jose, CA.
"In-Circuit Emulation For ASIC-Based Designs," Wynn, VLSI Systems Design, pp. 38-45, Oct., 1986.
"Emulation of VLSI Devices Using LCAs," Schmitz, VLSI Systems Design, pp. 54-62, May 20, 1987.
Bradly K. Fawcett, "Taking Advantage of Reconfigurable Logic," (1989) Programmable Logic Guide, pp. 17-24.
Bill Harding, "New Design Tools Revive In-Circuit Design Verification," Computer Design, Feb. 1, 1989, pp. 28,30,32.
Tom Manuel, et al., "Advanced Tools Tackle More Complex Chips In The New Generation of PLDs," Electronics Design & Test, May 12, 1988, pp. 111-113.
Bob Milne, "Prototype PC Board Emulates ASICs," Electronic Design, Nov. 23, 1988, pp. 149-151.
Gregory F. Pfister, "The Yorktown Simulation Engine: Introduction," 19th Design Automation Conference, (1982) IEEE, pp. 51-73.
David Shear, "Tools Help You Retain The Advantages of Using Breadboards In Gate-Array Design," Technology Update, EDN, Mar. 18, 1987, pp. 81-88.
Stephen Walters, "Computer-Aided Prototyping for ASIC-Based Systems," IEEE Design & Test of Computers, Jun. 1991, pp. 4-10.
Pardner Wynn, "Designing With Logic Cell Arrays," Electro/87 and Mini/Micro Northeast Conference Record, (1987), pp. 1-9.
Xilinx, Inc., "The Programmable Gate Array Data Book," (1988), pp. 1-2--8-5.
Xilinx, Inc., "The Programmable Gate Array Design Handbook," First Edition, (1986) pp. 1-1--4-33, A-1--A9.

Affiliated with

Also associated with

Rating

Method and apparatus for emulating multi-ported memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for emulating multi-ported memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for emulating multi-ported memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-323962