Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2001-09-13
2004-09-07
Williams, Alexander Oscar (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S723000, C257S686000, C257S685000, C257S778000, C257S774000, C257S680000, C257S773000, C257S738000, C257S737000, C257S786000, C257S784000
Reexamination Certificate
active
06787916
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to semiconductor structures.
In a typical manufacturing process, semiconductor dies are encapsulated into a protective package (e.g., a ceramic or plastic package) and attached to a printed circuit board (PCB).
To reduce system size and signal delays, dies can be bonded directly to a PCB before encapsulation (so-called flip-chip packaging). Dies can also be stacked on top of each other before encapsulation (this is called “vertical integration”).
Another technique is described in an article by H. Kanbach et al., “3D Si-on-Si Stack Package”, 1999 International Conference on High Density Packaging and MCMs, pages 248-253. Individual dies are attached to a silicon substrate (a “floor”) in a flip-chip manner. The floors, with dies attached, are stacked on top of each other, and the whole stack is mounted on a PCB. The stack is mounted so that the dies of each floor are located under the floor. The dies are bonded to contact pads formed on the flat bottom surface of the floor. The floor has a cavity in its upper surface to accommodate the dies bonded to the next floor above. The dies attached to different floors are interconnected by means of metallized vias etched through the floors at locations away from the cavities. According to the article, a large number of interconnections can be provided between the dies attached to different floors.
SUMMARY
The present invention provides structures and fabrication techniques related to semiconductor dies at least partially located in a cavity formed in a substrate. In some embodiments, a metallized via passes through the substrate and opens into the cavity. A die is bonded to a contact pad formed at the end of the via in the cavity. Dies can be bonded to the substrate on both sides, i.e., some dies can be bonded in the cavity, and other dies can be bonded to the substrate's surface opposite to the cavity. The substrate can be mounted on a PCB so that the substrate and the PCB enclose the cavity. The metallized vias do not pass through the thickest portion of the substrate because they terminate at the cavity. Hence, the metallized vias are easier to fabricate. Also, the signal path between the opposite sides of the substrate is shorter. The cavity sidewalls, which laterally surround the cavity, can be made wide to make the structure rigid. This is especially beneficial if the PCB is flexible. The wide sidewalls can also provide support for wire bonding performed to attach bond wires to the substrate's surface opposite to the cavity.
The substrate may have a pressure relief passage connecting the cavity with the substrate's surface other than the surface in which the cavity is formed. The passage can be a through hole, or it can be a groove etched in the substrate's surface in which the cavity is formed. The passage provides an escape or pressure relief path for material filling the cavity. The material can be gaseous (e.g. air), solid, semi-solid (soft), or in any phase. The passage can also be used to introduce the material into the cavity. The cavity can thus be easily filled with the material.
The invention is not limited to the embodiments described above. For example, the metal in the vias can be replaced with doped polysilicon or some other conductive material. The pressure relief passages may be non-horizontal passages, and may be incorporated into prior art structures such as described in the aforementioned article by Kanbach et al. Other features of the invention are described below. The invention is defined by the appended claims.
REFERENCES:
patent: 3739463 (1973-06-01), Aird et al.
patent: 3761782 (1973-09-01), Youmans
patent: 3810129 (1974-05-01), Behman et al.
patent: 3811117 (1974-05-01), Anderson, Jr. et al.
patent: 3881884 (1975-05-01), Cook et al.
patent: 3991296 (1976-11-01), Kojima et al.
patent: 3993917 (1976-11-01), Kalter
patent: 4139401 (1979-02-01), McWilliams et al.
patent: 4141135 (1979-02-01), Henry et al.
patent: 4386106 (1983-05-01), Merritt et al.
patent: 4394712 (1983-07-01), Anthony
patent: 4463336 (1984-07-01), Black et al.
patent: 4467518 (1984-08-01), Bansal et al.
patent: 4603341 (1986-07-01), Bertin et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 4628174 (1986-12-01), Anthony
patent: 4722130 (1988-02-01), Kimura et al.
patent: 4769738 (1988-09-01), Nakamura et al.
patent: 4807021 (1989-02-01), Okumura
patent: 4842699 (1989-06-01), Hua et al.
patent: 4897708 (1990-01-01), Clements
patent: 4903120 (1990-02-01), Beene et al.
patent: 4912548 (1990-03-01), Shanker et al.
patent: 4954458 (1990-09-01), Reid
patent: 4978639 (1990-12-01), Hua et al.
patent: 4996587 (1991-02-01), Hinrichsmeyer et al.
patent: 5064771 (1991-11-01), Solomon
patent: 5071792 (1991-12-01), VanVonno et al.
patent: 5111278 (1992-05-01), Eichelberger
patent: 5160987 (1992-11-01), Pricer et al.
patent: 5166097 (1992-11-01), Tanielian
patent: 5172303 (1992-12-01), Bernardoni et al.
patent: 5191405 (1993-03-01), Tomita et al.
patent: 5225771 (1993-07-01), Leedy
patent: 5229647 (1993-07-01), Gnadinger
patent: 5239198 (1993-08-01), Lin et al.
patent: 5241456 (1993-08-01), Marcinkiewicz et al.
patent: 5259924 (1993-11-01), Mathews et al.
patent: 5268326 (1993-12-01), Lesk et al.
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5291062 (1994-03-01), Higgins, III
patent: 5307240 (1994-04-01), McMahon
patent: 5307942 (1994-05-01), Quelfeter et al.
patent: 5309318 (1994-05-01), Beilstein, Jr. et al.
patent: 5313097 (1994-05-01), Haj-Ali-Ahmadi et al.
patent: 5314844 (1994-05-01), Imamura
patent: 5322816 (1994-06-01), Pinter
patent: 5323035 (1994-06-01), Leedy
patent: 5340771 (1994-08-01), Rostoker
patent: 5376825 (1994-12-01), Tukamoto et al.
patent: 5380681 (1995-01-01), Hsu
patent: 5399898 (1995-03-01), Rostoker
patent: 5403784 (1995-04-01), Hashemi et al.
patent: 5414637 (1995-05-01), Bertin et al.
patent: 5426566 (1995-06-01), Beilstein, Jr. et al.
patent: 5453404 (1995-09-01), Leedy
patent: 5463246 (1995-10-01), Matsunami
patent: 5466634 (1995-11-01), Beilstein, Jr. et al.
patent: 5467305 (1995-11-01), Bertin et al.
patent: 5468663 (1995-11-01), Bertin et al.
patent: 5472539 (1995-12-01), Saia et al.
patent: 5472914 (1995-12-01), Martin et al.
patent: 5475318 (1995-12-01), Marcus et al.
patent: 5478781 (1995-12-01), Bertin et al.
patent: 5489554 (1996-02-01), Gates
patent: 5494832 (1996-02-01), Lehmann et al.
patent: 5502333 (1996-03-01), Bertin et al.
patent: 5502667 (1996-03-01), Bertin et al.
patent: 5504036 (1996-04-01), Dekker et al.
patent: 5506753 (1996-04-01), Bertin et al.
patent: 5517057 (1996-05-01), Beilstein, Jr. et al.
patent: 5517754 (1996-05-01), Beilstein, Jr. et al.
patent: 5532519 (1996-07-01), Bertin et al.
patent: 5550942 (1996-08-01), Sheem
patent: 5561622 (1996-10-01), Bertin et al.
patent: 5563086 (1996-10-01), Bertin et al.
patent: 5567653 (1996-10-01), Bertin et al.
patent: 5567654 (1996-10-01), Beilstein, Jr. et al.
patent: 5571754 (1996-11-01), Bertin et al.
patent: 5578869 (1996-11-01), Hoffman et al.
patent: 5596226 (1997-01-01), Beilstein, Jr. et al.
patent: 5627106 (1997-05-01), Hsu
patent: 5628917 (1997-05-01), MacDonald et al.
patent: 5629835 (1997-05-01), Mahulikar et al.
patent: 5646067 (1997-07-01), Gaul
patent: 5654127 (1997-08-01), Leedy
patent: 5656553 (1997-08-01), Leas et al.
patent: 5659195 (1997-08-01), Kaiser et al.
patent: 5707485 (1998-01-01), Rolfson et al.
patent: 5761044 (1998-06-01), Nakajima
patent: 5766975 (1998-06-01), Templeton et al.
patent: 5767001 (1998-06-01), Bertagnolli et al.
patent: 5796165 (1998-08-01), Yoshikawa et al.
patent: 5798283 (1998-08-01), Montague et al.
patent: 5843844 (1998-12-01), Miyanaga
patent: 5846879 (1998-12-01), Winnerl et al.
patent: 5851845 (1998-12-01), Wood et al.
patent: 5869896 (1999-02-01), Baker et al.
patent: 5880921 (1999-03-01), Tham et al.
patent: 5888882 (1999-03-01), Igel et al.
patent: 5888883 (1999-03-01), Sasaki et al.
patent: 5919548 (1999-07-01), Barron et al.
patent: 5932940 (1999-08-01), Epstein
MacPherson Kwok & Chen & Heid LLP
Shenker Michael
Tru-Si Technologies Inc.
Williams Alexander Oscar
LandOfFree
Structures having a substrate with a cavity and having an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures having a substrate with a cavity and having an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures having a substrate with a cavity and having an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3203781