Semiconductor memory

Details Semiconductor memory Semiconductor memory

1996-03-20

1998-10-13

Hoang, Huan

Static information storage and retrieval

Addressing

Plural blocks or banks

365 63, 365205, G11C 800, G11C 506

Patent

active

058222383

ABSTRACT:
Memory cell columns formed by connecting a plurality of memory cells in a memory cell array block A1 by a predetermined number a1, a2, b1, b2 are arranged in the order of "a1, b1, b2 and a2"; a row decoder D1 for selecting a word line for the memory cell columns a1 and a2 and a row decoder D2 for selecting a word line for the memory cell columns b1 and b2 are arranged on both sides of the memory cell array block A1; a word line is connected via contact areas C1, C3 and C2; a word line is separated by areas H1 and H2 between memory cells respectively between the memory cell columns a1 and b1 and the memory cell columns b2 and a2; digital lines are connected to each other between the memory cell columns a1 and b1 and the memory cell columns b2 and a2; and one sense amplifier circuit is arranged every pitch between two cells.

REFERENCES:
patent: 5315555 (1994-05-01), Choi
patent: 5381030 (1995-01-01), Kasai
patent: 5517457 (1996-05-01), Sakui et al.

Affiliated with

Also associated with

Rating

Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-320191