Boots – shoes – and leggings
Patent
1989-02-08
1994-01-04
Cosimano, Edward R.
Boots, shoes, and leggings
364DIG1, 364229, 3642292, 3642295, 3642306, 364DIG2, 36493101, 36493141, 370 941, G06F 1520
Patent
active
052768937
ABSTRACT:
A multicomputer chip has a common bus and up to ten microcomputers connected in parallel to the common bus via routers contained in the microcomputers. The common bus can be connected to an external bus by means of a router mounted on or off the chip. Any defective computer found during testing can be rendered inactive by assigning it an unused address and, in this way, the remaining computers are unaffected. Instead of providing each multicomputer on a separate chip, a complete wafer may be manufactured so that it contains many of the multicomputers. A hierarchical bus system interconnects the multicomputers so as to permit efficient routing of data between the various computers.
REFERENCES:
patent: 4038648 (1977-07-01), Chesley
patent: 4191996 (1980-03-01), Chesley
patent: 4333142 (1982-01-01), Chesley
patent: 4517659 (1985-05-01), Chamberlain
patent: 4598400 (1986-07-01), Hillis
patent: 4656592 (1987-04-01), Spannenburg et al.
patent: 4703436 (1987-10-01), Varshney
patent: 4745548 (1988-05-01), Blahut
patent: 4763247 (1988-08-01), Borovski et al.
patent: 4783782 (1988-11-01), Morton
patent: 4809193 (1989-02-01), Jourjine
patent: 4814973 (1989-03-01), Hillis
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4884204 (1989-11-01), Seibt et al.
patent: 5008815 (1991-04-01), Hillis
patent: 5117420 (1992-05-01), Hillis et al.
patent: 5123109 (1992-06-01), Hillis
patent: 5170484 (1992-12-01), Grondalski
patent: 5175865 (1992-12-01), Hillis
patent: 5197130 (1993-03-01), Chen et al.
The Connection Machine, by W. Daniel Hillis, Scientific American Jun., 1987, pp. 108-115.
Parallel Architectures for Vision, by M. Maresca, M. A. Lavin, Proceedings of the IEEE, vol. 76, No. 8, Aug., 1988, pp. 970-981.
Generalized Hypercube and Huperbus Structures for a Computer Network by L. N. Bhuyan; D. P. Agrawal, IEEE Transactions on Computers, vol. c-33, No. 4 Apr., 1984, pp. 323-333.
The Performance of Multicomputer Interconnection Networks, by D. A. Reed; D. Grunwald, Computer, Jun., 1987, pp. 63-73.
Multiprocessor Computing for Images, by V. Cantoni: S. Levialdi, Proceeding of the IEEE, vol. 76, No. 8, Aug., 1988, pp. 959-969.
SMS--A Multiprocessor Architecture for High Speed Numerical Calculations; R. Kober, IEEE, 1987, pp. 236-242.
Image Processing on ZMOB, by T. Kushner, A. Y. Wu, A. Rosenfeld; IEEE Transactions on Computer, vol. c-31, No. 10, Oct., 1982, pp. 943-951.
Architecture and Applications of the Connection Machine; by L. W. Tucker; G. Robertson; Computer, Aug., 1988, pp. 26-38.
Interconnection Networks for Parallel and Distributed Processing, by L. N. Bhuyan; Computer, Jun., 1987, pp. 9-12.
Fault-Tolerant Multistage Interconnection Networks, by G. B. Adams, D. P. Agrawal, H. J. siegel; Computer, Jun., 1987, pp. 14-27.
Multiple Bus Architectures, by T. N. Mudge, J. P. Hayes, D. C. Winsor; Computer Jun., 1987, pp. 42-48.
IEEE Transactions on Computers, vol. 38, No. 2, Feb., 1989, pp. 311-313.
Proceedings of the National Computer Conference, vol. 46, 1977, pp. 645-655 Swan et al.
"Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers", Hwang et al.; IEEE Transactions on Computers, vol. C-36, No. 12, Dec. 1987, pp. 1450-1466.
LandOfFree
Parallel microprocessor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel microprocessor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel microprocessor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316078