Conductive material for integrated circuit fabrication

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S1540PB, C324S757020

Reexamination Certificate

active

06646456

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates in general to conductive material, and more particularly to contact pads for the fabrication of semiconductor devices and circuits.
2. Background
During the fabrication process of a semiconductor device, a manufacturer typically performs tests at various stages of the process to ensure that the device is functioning properly. While these tests are being performed, sensors or probes are usually brought into contact with pads on the surface of the semiconductor device. Unfortunately, bringing probes into contact with the pads frequently scratches the pads.
These scratches can contaminate the fabrication environment by introducing particles of the pad material into the environment. Furthermore, the scratches can reduce the reliability of further testing by damaging the contact area between the probes and the pads. If the fabrication environment becomes contaminated or the testing procedures become unreliable, then the fabrication process may yield devices that do not function properly.
To function properly, conventional pads exhibit certain properties, such as low resistivity and good adhesion to the semiconductor substrate. Unfortunately, materials having these properties usually lack sufficient hardness to resist scratching when brought into contact with test probes. Conversely, materials having sufficient hardness to resist scratching generally exhibit high resistivity or poor adhesion to the semiconductor substrate.
SUMMARY OF THE INVENTION
A conductive composition of titanium boronitride (TiB
x
N
y
) is disclosed for use as a conductive material. For example, the titanium boronitride is used to construct contact pads such as inline pads or backend pads. The titanium boronitride can also be used to construct sensors such as probes. Advantages of embodiments of the titanium boronitride include reduced scratching, increased hardness, finer granularity, thermal stability, good adhesion, and low bulk resistivity. Exemplary methods of creating the titanium boronitride include a sputtering process and a plasma anneal process.
In one embodiment of the invention, a test pad comprises a first metal layer and a first dielectric layer above the metal layer. The test pad further comprises a plug in the first dielectric layer, the plug in communication with the metal layer, and a TiB
x
N
y
layer above the first dielectric layer, the TiB
x
N
y
layer in communication with the plug.
In another embodiment, a test pad comprises a substrate and a first dielectric layer on the substrate, the first dielectric layer having a via to the substrate. The test pad further comprises a TiB
x
N
y
layer in at least a portion of the via, the TiB
x
N
y
layer in communication with the substrate.
In another embodiment, an integrated circuit comprises a TiB
x
N
y
conductor. In yet another embodiment, a contact pad comprises TiB
x
N
y
. In still another embodiment, a sensor comprises a TiB
x
N
y
surface. In yet another embodiment, a testing system comprises test circuitry, a probe in communication with the test circuitry, and a test pad in communication with the probe, wherein at least a portion of the test pad comprises TiB
x
N
y
. In an additional embodiment, a testing system comprises test circuitry and a sensor in communication with the test circuitry, wherein at least a portion of the sensor comprises TiB
x
N
y
.
In one embodiment, a method comprises connecting a TiB
x
N
y
surface of a sensor to a contact on a semiconductor device. In another embodiment, a method comprises of contacting a sensor to a TiB
x
N
y
surface on a contact pad.
In another embodiment, a method of forming an integrated circuit comprises depositing TiB
x
N
y
on a substrate. In yet another embodiment, a method of forming a conductive element in an integrated circuit comprises forming a plurality of devices in a semiconductor substrate. The method also comprises interconnecting the devices to form a circuit having a plurality of circuit nodes. The method further comprises depositing a pad layer in electrical contact with at least one of the circuit nodes. The pad layer comprises at least boron and nitrogen.
In another embodiment, a test pad comprises a substrate, a metal layer and a first dielectric layer above the metal layer. The test pad further comprises a plug in the first dielectric layer, the plug in communication with the metal layer. The test pad also comprises an aluminum layer in communication with the plug wherein the alumninum layer is above the plug. In addition, the test pad comprises a TiB
x
N
y
layer in communication with the aluminum layer wherein the TiB
x
N
y
layer is above the aluminum layer. The TiB
x
N
y
has an x-factor between about 0.5 and 2 and a y-factor between about 0.2 and 2. The test pad further comprises a second dielectric layer above the TiB
x
N
y
layer wherein the second dielectric layer is etched to expose the TiB
x
N
y
layer.


REFERENCES:
patent: 4761386 (1988-08-01), Buynoski
patent: 4823182 (1989-04-01), Okumura
patent: 4884123 (1989-11-01), Dixit et al.
patent: 4895770 (1990-01-01), Schintlmeister et al.
patent: 4920071 (1990-04-01), Thomas
patent: 5225771 (1993-07-01), Leedy
patent: 5248903 (1993-09-01), Heim
patent: 5298333 (1994-03-01), Maixner et al.
patent: 5364803 (1994-11-01), Lur et al.
patent: 5391516 (1995-02-01), Wojnarowski et al.
patent: 5441904 (1995-08-01), Kim et al.
patent: 5486492 (1996-01-01), Yamamoto et al.
patent: 5506499 (1996-04-01), Puar
patent: 5541427 (1996-07-01), Chappell et al.
patent: 5593903 (1997-01-01), Beckenbaugh et al.
patent: 5668394 (1997-09-01), Lur et al.
patent: 5684304 (1997-11-01), Smears
patent: 5693377 (1997-12-01), Westmoreland et al.
patent: 5720098 (1998-02-01), Kister
patent: 5742174 (1998-04-01), Kister et al.
patent: 5837598 (1998-11-01), Aronowitz et al.
patent: 5851680 (1998-12-01), Heau
patent: 5920081 (1999-07-01), Chen et al.
patent: 5962867 (1999-10-01), Liu
patent: 5968594 (1999-10-01), Hu et al.
patent: 5994716 (1999-11-01), Ikeya et al.
patent: 6017818 (2000-01-01), Lu
patent: 6028360 (2000-02-01), Nakamura et al.
patent: 6069482 (2000-05-01), Hilton
patent: 6133582 (2000-10-01), Osann, Jr. et al.
patent: 6200649 (2001-03-01), Dearnaley
patent: 6251190 (2001-06-01), Mak et al.
patent: 0 854 505 (1998-01-01), None
Baker, et al. “Combined X-Ray Photoelectron/auger Electron Spectroscopy/Glaning Angle X-Ray diffraction/Extended X-Ray Absorbtion Fine Structure Investigation of TiBxNy Coatings”.J. Vac. Sci. Technol., A 15(2), pp. 284-291, Mar./Apr. 1997.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Conductive material for integrated circuit fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conductive material for integrated circuit fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductive material for integrated circuit fabrication will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3155326

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.