Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-08-11
1994-08-30
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307451, H03K 1704
Patent
active
053430905
ABSTRACT:
A speed enhancement technique for CMOS circuits is disclosed. In the series of logic stages, nodes in the signal path of a pulse are set by preceding logic stages, then reset by feedback from subsequent logic stages. This eliminates the capacitive burden of resetting any given node from the input signal to allow substantially all of the input signal to be employed in setting the nodes to an active state rather than wasting part of the signal in turning off the reset path. The technique is illustrated as applied to RAM circuits.
REFERENCES:
patent: 3378783 (1968-04-01), Gibson
patent: 3603810 (1971-09-01), Clayson
patent: 3700916 (1972-10-01), Vittoz
patent: 4250406 (1981-02-01), Alaspa
patent: 4377757 (1983-03-01), Konemann et al.
patent: 4476401 (1984-10-01), Lin
patent: 4490627 (1984-12-01), Moench et al.
patent: 4490633 (1984-12-01), Noufer et al.
patent: 4656373 (1987-04-01), Plus
patent: 4700089 (1987-10-01), Fujii et al.
patent: 4703200 (1987-10-01), Zangara
patent: 4728820 (1988-03-01), Lee
patent: 4799040 (1989-01-01), Yanagi
patent: 4806786 (1989-02-01), Valentine
patent: 4820939 (1989-04-01), Sowell et al.
patent: 4843254 (1989-06-01), Motegi et al.
patent: 4985643 (1991-01-01), Proebsting
"On-Chip Receiver Circuit Design," IBM Technical Disclosure Bulletin, vol. 31, No. 5, Oct. 1988, pp. 258-260.
Deschacht et al., "Explicit Formulation of Delays in CMOS Data Paths," IEEE J. Solid-State Cir. (1988) 23:1257-1264.
Markus, "Chained Astables" circuit, Modern Electronic Circuits Reference Manual, McGraw-Hill Book Co., 1980, p. 605.
Towler, Fred, et al., "A 128 k 6.5 ns Access/ 5 ns Cycle CMOS ECL Static RAM"; Digest of Technical Papers; 1989 IEEE International Solid-State Circuits Conference; pp. 30-33.
Krambeck, R. H., et al., "High-Speed Compact Circuits with CMOS," IEEE Journal of Solid-State Circuits (Jun. 1982) SC-17(3):614.noteq.619.
Shoji, M., "FET Scaling in Domino CMOS Gates," IEEE Journal of Solid-State Circuits (Oct. 1985) SC-20(5):1067-1071.
Oklobdzija, V. G., et al., "Design-Performance Trade-Offs in CMOS Domino Logic," IEEE 1985 Custom Integrated Circuits Conference, CH2157-6/85-0000-0334, pp. 334-337.
Pretorius, J. A., "Optimization of Domino CMOS Logic and Its Applications to Standard Cells," IEEE 1984 Custom Integrated Circuits Conference, CH1987-7/84/0000-0150, pp. 150-153.
Pretorius, J. A. et al., "Analysis and Design Optimization of Domino CMOS Logic with Application to Standard Cells," IEEE Journal of Solid-State Circuits (Apr. 1985) SC-20(2):523-530.
Hofman, M., et al., "A Domino CMOS Logic Synthesis System," 1985 International Symposium on Circuits and Systems (Jun. 1985) 2:411-414.
Oklobdzija, V. G., et al., "Design-Performance Trade-Offs in CMOS-Domino Logic," IEEE Journal of Solid-State Circuits (Apr. 1986) SC-21(2):304-306.
Pretorius, J. A., et al., "Charge Redistribution and Noise Margins in Domino CMOS Logic," IEEE Transactions on Circuits and Systems (Aug. 1986) CAS-33(8):786-793.
Oklobdzija, V. G., et al., "On Testability of CMOS-Domino Logic," IEEE 14th International Conference on Fault-Tolerant Computing (1984) 0731-3071/84/0000/0050, pp. 50-55.
Zhang, C., "An Improvement for Domino CMOS Logic," Computer & Electrical Engineering (1987) 13(1):53-59.
Pretorius, J. A., et al., "Latched Domino CMOS Logic," IEEE Journal of Solid-State Circuits (Aug. 1986) SC-21(4):514-522.
Pretorius, J. A., et al., "Latched Domino CMOS Logic," Electronics Letters (Mar. 1985) 21(7):263-264.
Murphy, B. T., et al., "Twin Tubs, Domino Logic, CAD Speed Up 32-bit Processor," Electronics (Oct. 1981) pp. 106-111.
Heller, L. G., "Cascode Voltage Switch Logic: A Different CMOS Logic Family" 1984 IEEE International Solid-State Circuits Conference (Feb. 1984) 0193-6530/84/0000/0016, pp. 16-17.
Adams, R. Dean, et al., "FAM 16.4: An 11 ns 8K.times.18 CMOS Static RAM," Digest of Technical Papers, 1988 IEEE International Solid-State Circuits Conference, pp. 242-243, 386.
Hudspeth David R.
National Semiconductor Corporation
LandOfFree
Speed enhancement technique for CMOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Speed enhancement technique for CMOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speed enhancement technique for CMOS circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-31550