Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2001-09-12
2003-12-09
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S155000
Reexamination Certificate
active
06661362
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to data converters and, more particularly, to analog-to-digital data converters, multi-bit analog delta-sigma modulators, and feedback processing.
2. Background
Conventional delta-sigma modulators include single bit delta-sigma modulators, multi-bit delta-sigma modulators, continuous time delta-sigma modulators, and discrete-time delta-sigma modulators. Conventional delta-sigma modulators utilize quantizers and analog and/or digital feedback. A common example of a function implemented in digital feedback circuitry of a multi-bit analog delta-sigma modulator is dynamic element mismatch shaping.
A common problem in the implementation of delta-sigma modulators, such as multi-bit analog delta-sigma modulators, is delay in quantizer and feedback circuitry. Conventional quantizers and feedback loops operate at the same throughput rate as a main path of the delta-sigma modulator. As a result, each process performed by a quantizer and/or feedback loop adds delay to the feedback signal. Delay can degrade stability of the modulator loop and can degrade noise-shaping performance of the modulator loop. This becomes a more difficult problem in a multi-bit, high-speed modulator, especially as more bits are used in the feedback.
In order to reduce delay, conventional delta-sigma modulators utilize quantizers and feedback circuitry with a small number of clock periods of throughput delay. This, however, limits the number of processing steps that can be performed.
In order to increase the number of processing steps in conventional delta-sigma modulators complex clocking schemes are required to provide separate clock pulses for different events within the quantizer and the feedback circuitry. In these systems, separate clock pulses are required for different events that occur within the quantizer and the digital feedback circuitry. Succeeding clock pulses with small delays between them may be used to control succeeding events. Separate clock lines are required for each succeeding clock signal and these signals must be synchronized properly. The additional parasitics and the added complexity of accurately synchronizing numerous clock signals with small delays between them can increase the power, area, and the overall design complexity. These drawbacks can become particularly limiting for high clock rates.
What is needed are methods and systems for improved feedback processing in delta-sigma modulators, including single bit and multi-bit delta-sigma modulators, continuous-time and discrete-time delta-sigma modulators, and digital and/or analog feedback loops.
BRIEF SUMMARY OF THE INVENTION
The invention relates to data converters and, more particularly, to analog-to-digital data converters, multi-bit analog delta-sigma modulators, and feedback processing. The invention provides methods and systems for improved feedback processing in delta-sigma modulators, including single bit and multi-bit delta-sigma modulators, continuous-time and discrete-time delta-sigma modulators, and digital and/or analog feedback loops.
In accordance with the invention, one or more processes are performed in a pipeline having a higher throughput rate than a throughput rate of a delta-sigma modulator. Any of a variety of processes and combinations of processes can be performed in the pipeline including, without limitation, quantization, digital signal processing, and/or feedback digital-to-analog conversion.
Further features and advantages of the invention, as well as the structure and operation of various embodiments of the invention, are described in detail below with reference to the accompanying drawings. The drawing in which an element first appears is typically indicated by the leftmost digit(s) in the corresponding reference number.
It is noted that the invention is not limited to the specific embodiments described herein. Such embodiments are presented herein for illustrative purposes only. Additional embodiments will be apparent to persons skilled in the relevant art(s) based on the teachings contained herein.
REFERENCES:
patent: 4968987 (1990-11-01), Naka et al.
patent: 5055846 (1991-10-01), Welland
patent: 5404142 (1995-04-01), Adams et al.
patent: 5406283 (1995-04-01), Leung
patent: 5684482 (1997-11-01), Galton
patent: 5835038 (1998-11-01), Nakao et al.
patent: 5905453 (1999-05-01), Kase
patent: 5982313 (1999-11-01), Brooks et al.
patent: 6147633 (2000-11-01), Ukawa et al.
patent: 6271782 (2001-08-01), Steensgaard-Madsen
Brooks, “Methods and Systems for digital dither”, U.S. patent application Ser. No. 09/949,816, filed on Sep. 12, 2001.*
Delta-Sigma Data Converters Theory, Design, and Simulation, (Steven R. Norsworthy, et al. ed., IEEE Press Marketing) (1997).
Brooks, Todd L., et al., U.S. patent application Ser. No. 09/949,807, titled “Method and Apparatus for Mismatched Shaping of an Oversampled Converter,” filed on Sep. 12, 2001).
Brooks, Todd L., et al., U.S. patent application Ser. No. 09/949,815, titled “Method and Apparatus for Mismatched Shaping of an Oversampled Converter,” filed on Sep. 12, 2001).
Fogleman, Eric et al., “A 3.3-V Single-Poly CMOS Audio ADC Delta-Sigma Modulator with 98-dB Peak SINAD and 105-dB Peak SFDR,” IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 297-307.
Broadcom Corporation
Jeanglaude Jean Bruner
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Methods and systems for high speed quantizers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for high speed quantizers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for high speed quantizers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150930