Three input arithmetic logic unit forming the sum of a first inp

Details Three input arithmetic logic unit forming the sum of a first inp Three input arithmetic logic unit forming the sum of a first inp

1993-11-30

1996-01-16

Mai, Tan V.

Boots, shoes, and leggings

G06F 738

Patent

active

054854113

ABSTRACT:
A three input arithmetic logic unit (230) forms a mixed arithmetic and Boolean combination of three multibit input signals. The arithmetic logic unit (230) first forms a Boolean combination and then forms an arithmetic combination. The current instruction drives an instruction decoder (250, 245) that generates the functions signals F0-F7 which control the combination formed. The three input arithmetic logic unit (230) preferably employs a set of bit circuits (400), each forming carry propagate, generate and kill signals. These signals may employed with a multilevel logic tree circuit and a carry input to produce a bit resultant and a carry output to the next bit circuit. This structure permits formation of selected arithmetic, Boolean or mixed arithmetic and Boolean function of the three input signals based upon the current instruction. Selection of the function signals enables the combination to be insensitive to one of the input signals, thus performs a two input function of remaining input signals. The instruction itself may include the function signals and function modification bits, or the function signals and function modification signals may be stored in a special data register. Function modification signals cause modification of the function signals prior to use. The three input arithmetic logic unit (230) includes a least significant bit carry-in generator (246) supplying a carry input to the least significant bit. This carry input is determined by the combination being formed, and generally is "1" only during subtraction. The carry input may be specified in the special purpose data register (D0) for certain instructions. The combination formed is optionally modified dependent upon the sign bit of one of the inputs.

REFERENCES:
patent: 3783254 (1974-01-01), Eichelberger
patent: 3789206 (1974-01-01), Heightley
patent: 3983539 (1976-09-01), Faber et al.
patent: 4023023 (1977-05-01), Bourrez et al.
patent: 4037094 (1977-07-01), Vandierendonck
patent: 4125901 (1978-11-01), Merrow et al.
patent: 4225934 (1980-09-01), Vandierendonck
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4503511 (1985-03-01), Vandierendonck
patent: 4562537 (1985-12-01), Barnett et al.
patent: 4779210 (1988-10-01), Katsura et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 4905180 (1990-02-01), Kumar
patent: 4933878 (1990-06-01), Guttag et al.
patent: 5081698 (1992-01-01), Kohn
patent: 5140687 (1992-08-01), Dye et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5231694 (1993-07-01), Novak et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5249266 (1993-09-01), Dye et al.
Microprocessor Report, Slater, Michael "IIT Ships Programmable Video Processor," vol. 5, No. 20, Oct. 30, 1991, pp. 1, 6-7, 13.

Affiliated with

Also associated with

Rating

Three input arithmetic logic unit forming the sum of a first inp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three input arithmetic logic unit forming the sum of a first inp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three input arithmetic logic unit forming the sum of a first inp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-314645