Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
1998-02-13
2003-06-10
Arbes, Carl J. (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S832000, C029S825000, C029S413000, C257S684000, C257S668000
Reexamination Certificate
active
06574858
ABSTRACT:
BACKGROUND OF THE INVENTION
1. The Field of the Invention
The present invention is directed to chip scale package manufacturing. More specifically, the present invention is directed to methods and apparatuses used to transport multiple chips on a unitary substrate through chip scale package manufacturing equipment using lead frame handling equipment that contacts indexing holes on the substrate so as to index the substrate through the chip scale package manufacturing equipment.
2. The Relevant Technology
Chip scale packages or chip size packages are microchip packaging arrangements that are slightly larger than the microchip itself, on the order to 1.2 to about 1.3 times the size of the chip or smaller. A chip scale package may also be the same size as the die itself. As illustrated in
FIG. 1
, a chip scale package
10
includes a rigid substrate
14
having therethrough a plurality of electrically conductive vias
22
, seen in phantom that electrically connect to solder balls
16
on a bottom surface
17
of substrate
14
. A chip or die
12
, such as a memory chip, is located on a top surface
15
of substrate
14
and is wire-bonded by wire bonds
20
to bond pads
18
which are electrically connected to solder balls
16
through vias
22
. As such, die
12
is electrically connected to solder balls
16
through vias
22
. Once the appropriate interconnections are in place, an encapsulant
82
, seen in phantom, is used to encapsulate die
12
and connections thereto to protect the same.
Existing automated equipment used in chip packaging, such as die attach and wire-bonders, are designed to accommodate lead frames. Lead frame compatible equipment, however, is not capable of accommodating chip scale package fabrication. As a result, chip scale package components are individually transported through chip scale package fabrication equipment in trays or boats where the components are held in place. Each tray or boat is usually in the form of a stamped metal tray or pocket. Typically, there is only one die and substrate therefor in a corresponding one tray or boat. As such, the assembly of chip scale packages in individual boats or trays is slow, tedious and expensive.
Alternatively, chip scale packaging equipment can be specifically designed to mass produce chip scale packages. Specifically designed chip scale packaging equipment is an efficient yet expensive way to produce chip scale packages. It would be a cost saving advantage to be able to fabricate chip scale packages without specifically designed chip scale packaging equipment by using existing equipment.
SUMMARY OF THE INVENTION
In accordance with the invention as embodied and broadly described herein, methods for manufacturing a chip scale package and a substrate panel for accommodating a plurality of chip scale packages are provided. The substrate panel in the present invention comprises a top portion opposite a bottom portion, a plurality of vias extending therethrough providing an electrical interconnection through the substrate panel, and a plurality of indexing holes for indexing the substrate panel through manufacturing equipment. The substrate panel further comprises a plurality of conductive landings and a plurality of die attach areas on the top portion of the substrate panel.
During chip scale packaging, the substrate panel is moved by lead frame handling equipment through chip scale packaging equipment. The lead frame handling equipment moves the substrate panel by contacting the indexing hole on the substrate panel. The chip scale packaging equipment through which the lead frame handling equipment moves the substrate panel includes die attach, wire bonding, encapsulation, die singulation, and other such chip packaging equipment.
The die attach equipment attaches a plurality of dies to the substrate panel and the wire bonding equipment connects wire bonds to bonding pads on the substrate panel that are associated with respective dies. Before or after encapsulation, the chip scale packages on the substrate panel are singulated to form a plurality of separated individual chip scale packages.
Conductive contacts, such as solder balls, which are attached to the bottom portion of the substrate panel, can be formed on the substrate panel by the chip scale packaging equipment through which the lead frame handling equipment moves the substrate panel. Alternatively, the conductive contacts can be pre-attached to the substrate panel prior to being indexed by the lead frame handling equipment through the chip scale packaging equipment.
These and other features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.
REFERENCES:
patent: 3387365 (1968-06-01), Stelmak
patent: 3961413 (1976-06-01), Noe
patent: 3982317 (1976-09-01), Eysermans
patent: 4100675 (1978-07-01), Landsittel
patent: 4219926 (1980-09-01), Bloch et al.
patent: 4252864 (1981-02-01), Coldren
patent: 4316320 (1982-02-01), Nogawa et al.
patent: 4343083 (1982-08-01), Takemura et al.
patent: 4480150 (1984-10-01), Jones et al.
patent: 4567643 (1986-02-01), Droguet et al.
patent: 4663650 (1987-05-01), Gilder, Jr. et al.
patent: 4667403 (1987-05-01), Edinger et al.
patent: 5023202 (1991-06-01), Long et al.
patent: 5066614 (1991-11-01), Dunnaway et al.
patent: 5352633 (1994-10-01), Abbott
patent: 5357674 (1994-10-01), Lumbard
patent: 5366933 (1994-11-01), Golwalker et al.
patent: 5535509 (1996-07-01), Tomita et al.
patent: 5620927 (1997-04-01), Lee
patent: 5637916 (1997-06-01), Joshi
patent: 5765277 (1998-06-01), Jin et al.
patent: 5802709 (1998-09-01), Hogge et al.
patent: 5852870 (1998-12-01), Freyman et al.
patent: 5854741 (1998-12-01), Shim et al.
patent: 5897334 (1999-04-01), Ha et al.
patent: 5951804 (1999-09-01), Kweon et al.
patent: 5953216 (1999-09-01), Farnworth et al.
patent: 5960961 (1999-10-01), Gutentag
patent: 5987722 (1999-11-01), Park et al.
patent: 5990545 (1999-11-01), Schueller et al.
patent: 6001671 (1999-12-01), Fjelstad
patent: 6013946 (2000-01-01), Lee et al.
patent: 6049972 (2000-04-01), Link et al.
patent: 6408510 (2002-06-01), Hembree
patent: 2002/0175153 (2002-11-01), Hembree
Kyocera Mulilayer Ceramics Design Guidelines.
“Toshiba Offers Greater ASIC Flexibility With New Packaging” Two-Ten Communications Limited 1997.
IBM Tech Disc Bull vol. 24, No. 2, Jul. 1981, p. 1214, by Auletta et al.
Arbes Carl J.
Micro)n Technology, Inc.
Trinh Minh
Workman & Nydegger & Seeley
LandOfFree
Method of manufacturing a chip package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a chip package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a chip package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3134999