Coating processes – Electrical product produced – Metal coating
Reexamination Certificate
2000-06-22
2003-11-11
Barr, Michael (Department: 1762)
Coating processes
Electrical product produced
Metal coating
C427S261000, C427S287000, C427S328000, C427S343000, C427S404000, C427S405000, C427S421100
Reexamination Certificate
active
06645550
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The invention relates to a method for substrate treatment.
2. Description of the Background Art
Copper and its alloys are increasingly being used for metal interconnects in advanced integrated circuit fabrication because they have lower resistivities compared to aluminum and do not suffer from poor electromigration. Copper can be deposited over high aspect ratio via and contact structures using metal electroplating. A typical electroplating method generally comprises vapor depositing a barrier layer over the via or contact, vapor depositing a conductive metal seed layer, e.g., copper, over the barrier layer, followed by electroplating a conductive metal over the seed layer to fill the via or contact structure. Finally, chemical mechanical polishing (CMP) can be used to define a planarized conductive interconnect feature by polishing the electroplated metal layer using a polishing fluid, which may include a chemical and an abrasive.
However, defects may be introduced into the planarized conductive layer after CMP. These defects may include, for example, particulate or chemical contamination, physical damage, discontinuity in the conductive layer, and so on. Therefore, the planarized metal layer is subjected to various post-CMP cleaning or treatment (e.g., thermal or plasma anneal) steps prior to additional processing such as subsequent deposition of a dielectric layer. However, even after post-CMP cleaning or treatment, the surface of the planarized layer may present other problems in subsequent processing—e.g., vulnerability to chemical corrosion, or failure to provide a good adhesive surface for a subsequently deposited layer such as a dielectric layer.
Therefore, there is an ongoing need for a method of post-CMP treatment of a metal layer.
SUMMARY OF THE INVENTION
The present invention generally provides a method of treating a substrate, comprising forming a metal-containing layer on the substrate during substrate cleaning. In one embodiment, a substrate is subjected to chemical mechanical polishing prior to being treated according to embodiments of the invention. During substrate cleaning following chemical mechanical polishing, the substrate is exposed to an electroless plating solution (or electrolyte) to form a metal-containing layer by electroless deposition over at least one portion of the substrate, e.g., over one or more copper features on the substrate. The electroless deposition of the metal-containing layer may be accomplished by either spraying the electroless plating solution on the substrate, or by immersing the substrate in a cleaning bath containing the electroless plating solution.
REFERENCES:
patent: 2369620 (1945-02-01), Sullivan et al.
patent: 4232060 (1980-11-01), Mallory, Jr.
patent: 4368223 (1983-01-01), Kobayashi et al.
patent: 4397812 (1983-08-01), Mallory, Jr.
patent: 4810520 (1989-03-01), Wu
patent: 5147692 (1992-09-01), Bengston
patent: 5248527 (1993-09-01), Uchida et al.
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5843538 (1998-12-01), Ehrsam et al.
patent: 5904827 (1999-05-01), Reynolds
patent: 5910340 (1999-06-01), Uchida et al.
patent: 5969422 (1999-10-01), Ting et al.
patent: 6010962 (2000-01-01), Liu et al.
patent: 6015724 (2000-01-01), Yamazaki
patent: 6136693 (2000-10-01), Chan et al.
patent: 6140234 (2000-10-01), Uzoh et al.
patent: 6174812 (2001-01-01), Hsiung et al.
Lopatin et al., “Thin Electroless Barrier for Copper Films”, Multilevel Interconnect Technology II, Proceedings of SPIE, vol. 3508, pp. 65-77, Sep. 1998.*
Lin et al. “Manufacturing of Cu/Electroless Nickel/Sn-Pb Flip Chip Solder Bumps” , IEEE Transactions on Advanced Packaging, vol. 22, No. 4,pp. 575-579, Nov. 1999.
Lopatin et al. “Thin Electroless Barrier for Copper Films” Part of the SPIE Conference of Multilevel Interconnect Technology II, SPIE vol. 3508, pp. 65-77, 1998.
Cheung Robin
Dordi Yezdi
Tseng Jennifer
Barr Michael
Moser Patterson & Sheridan
LandOfFree
Method of treating a substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of treating a substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of treating a substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3121681