Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device
Reexamination Certificate
1999-04-09
2003-11-04
Abraham, Fetsum (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
C257S395000, C257S392000
Reexamination Certificate
active
06642557
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to generally to semiconductor structures and processes, and more particularly to a reduced junction capacitance semiconductor structure and a method of manufacture.
2. Background
Advances in semiconductor process technology and digital system architecture have led to integrated circuits having increased operating frequencies. Unfortunately, higher operating frequencies result in undesirable increases in power consumption. Power consumption is a significant problem in integrated circuit design generally, and particularly in large scale, high speed products such as processors and microprocessors.
Nonetheless, the trend of integrating more functions on a single substrate while operating at ever higher frequencies goes on unabated.
One way to improve integrated circuit performance, is by reducing the loading capacitance of metal-oxide-semiconductor field effect transistors (MOSFETs). Transistor loading capacitance generally has three components, intrinsic gate capacitance, overlap capacitance, and junction capacitance. To reduce junction capacitance, MOSFETs have been constructed on an insulating substrate. This is often referred to as silicon-on-insulator (SOI). Typical SOI processes reduce junction capacitance by isolating junctions from the substrate by interposing a thick buried oxide layer. However, short-channel MOSFETs constructed with thick buried oxide layers isolating their junctions from the substrate, tend to have poor punch-through characteristics, poor short-channel characteristics and other effects related to the floating body.
What is needed is a semiconductor structure having reduced junction capacitance and while maintaining good device characteristics. What is further needed is a method of manufacturing such a semiconductor structure.
SUMMARY OF THE INVENTION
Briefly, a MOSFET structure in which the channel region is contiguous with the semiconductor substrate while the source and drain junctions are substantially isolated from the substrate, includes a dielectric volume formed adjacent and subjacent to portions of the source and drain regions.
In a further aspect of the invention, a process for forming an isolated junction in a bulk semiconductor includes forming a dielectric volume adjacent and subjacent to portions of the source and drain regions.
REFERENCES:
patent: 4503451 (1985-03-01), Lund et al.
patent: 4803173 (1989-02-01), Sill et al.
patent: 5578518 (1996-11-01), Koike et al.
patent: 5773847 (1998-06-01), Hayakawa
patent: 6028333 (2000-02-01), Yamazaki et al.
Abraham Fetsum
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
LandOfFree
Isolated junction structure for a MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Isolated junction structure for a MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolated junction structure for a MOSFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3119729