Coating processes – Electrical product produced – Integrated circuit – printed circuit – or circuit board
Reexamination Certificate
2000-08-31
2003-07-08
Ball, Michael W. (Department: 1733)
Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
C228S246000, C029S852000
Reexamination Certificate
active
06589594
ABSTRACT:
FIELD OF INVENTION
This invention relates generally to semiconductor wafer manufacture, and more particularly to methods for providing an electrical contact from one surface of a silicon wafer to the opposite surface, more particularly to methods for filling a through-via in a silicon wafer with a conductive material.
BACKGROUND OF THE INVENTION
A method is needed to make the most direct electrical connection from an interconnect's contact tip to the substrate upon which the interconnect is mounted. Currently, electrical continuity from an interconnect contact tip to the mounting substrate is by use of thin film aluminized traces that are wire bonded to the substrate. However, inductance, capacitance, and resistance increase with trace length and can degrade the electrical performance of the interconnect. Additionally, wire bond loop height must be kept at very low profile above the interconnect chip to prevent the wire bonds from touching the device under test.
A more direct and robust electrical contact from the interconnect contact tip to the mounting substrate would be to form a via in the vicinity of the interconnect contact tip through the full thickness of the wafer to the underside of the wafer. However, due to the thickness of the wafer, and/or the high aspect ratio of the via, conventional plating of the sides of such a “through-via” with metal is not practical, requiring other means of filling the via. A hallmark of this invention is to provide a process for filling a through-via that is formed through the thickness of a wafer with a conductive material.
SUMMARY OF THE INVENTION
The invention disclosed is a process for filling a through-via that is formed through the full thickness of a semiconductor wafer. In one embodiment, the process comprises the steps of: (i) providing a silicon wafer with at least one through-via formed through the thickness of the wafer; (ii) mounting the silicon wafer to a mounting substrate; (iii) positioning a solder jet nozzle in line with the through-via; and (iv) extruding a liquid conductive material through the solderjet nozzle such that the conductive material fills the through-via to form a conductive via.
In another embodiment, the process comprises the steps of: (i) providing a silicon wafer with at least one through-via; (ii) mounting the silicon wafer onto a surface of a mounting substrate, the mounting substrate surface having at least one cavity, wherein the silicon wafer is positioned with the through-via located in line with the cavity; (iii) positioning a solder jet nozzle in line with the through-via; and (iv) extruding a liquid conductive material through the solder jet nozzle such that the conductive material fills the through-via and the cavity in the mounting substrate to form a conductive via.
A further embodiment of the invention is a process comprising the steps of: (i) providing a silicon wafer with at least one through-via; (ii) mounting the silicon wafer onto a surface of a mounting substrate wherein the mounting substrate comprises a circuit substrate, the mounting substrate surface having at least one interconnect, wherein the silicon wafer is positioned such that the through-via is located in line with the interconnect; (iii) positioning a solder jet nozzle in line with the through-via; and (iv) extruding a liquid conductive material through the solder jet nozzle such that the conductive material fills the through-via in electrical contact with the interconnect.
Another embodiment of the invention is a process comprising the steps of: (i) providing a silicon wafer with at least one through-via; (ii) mounting the silicon wafer to a mounting substrate; (iii) providing a one or more conductive material balls; (iv) depositing the one or more conductive material balls in the through-via by means of a vacuum nozzle or tube, such that sufficient conductive material is deposited in the via to fill the via; and (v) reflowing the conductive material in the through-via to form a conductive via.
REFERENCES:
patent: 4348253 (1982-09-01), Subbarao et al.
patent: 4462534 (1984-07-01), Bitaillou et al.
patent: 4830264 (1989-05-01), Bitaillou et al.
patent: 5088639 (1992-02-01), Gondotra et al.
patent: 5275330 (1994-01-01), Isaacs et al.
patent: 5454161 (1995-10-01), Beilin et al.
patent: 5571375 (1996-11-01), Izumi et al.
patent: 5583073 (1996-12-01), Lin et al.
patent: 5744285 (1998-04-01), Felten et al.
patent: 5788143 (1998-08-01), Boyd et al.
patent: 5915977 (1999-06-01), Hembree et al.
patent: 5925414 (1999-07-01), Buechele et al.
patent: 5952840 (1999-09-01), Farnworth et al.
patent: 5983011 (1999-11-01), Yamada et al.
patent: 6033488 (2000-03-01), An et al.
patent: 6054761 (2000-04-01), McCormack et al.
patent: 6082605 (2000-07-01), Farnworth
patent: 6095398 (2000-08-01), Takahashi et al.
patent: 6114187 (2000-09-01), Hayes
Haran John T.
Whyte Hirschboeck Dudek SC
LandOfFree
Method for filling a wafer through-via with a conductive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for filling a wafer through-via with a conductive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for filling a wafer through-via with a conductive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3109461