Phase lock loop system and method

Details Phase lock loop system and method Phase lock loop system and method

2001-07-23

2003-06-10

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S144000

Reexamination Certificate

active

06577174

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to a system and method for maintaining two or more clocks in pseudo-synchronization, and more specifically to a system and method using cross coupled phase lock loop circuits to maintain clocks in pseudo-synchronization, the system and method being especially applicable to fault-tolerant applications. The invention further relates to a system and method for maintaining the pseudo-synchronized clocks synchronized to a system clock.
Phase lock loop (PLL) circuits are devices that allow one clock (the slave clock) to lock onto or follow another clock (the master clock) in frequency and in phase. PLL circuits are often used in fault-tolerant systems that require redundancy. Redundant channels are provided, for example, in aircraft navigation and control systems to ensure that these systems remain operative even if a fault occurs in one of the channels. Upon the occurrence of a fault in one channel, the system employs the other channel to remain operative. The use of the master/slave concept provides a clock signal having the same frequency and phase relationship for each of the channels so that communication between the channels can be maintained.
There are a number of problems associated with the conventional master/slave PLL concept. In order to achieve complete redundancy, as is often required in fault-tolerant applications, it is desirable to have fully independent channels. With fully independent channels, each channel is provided with and runs on its own separate oscillator. In the conventional PLL structure, however, only a single oscillator is used and multiple clock signals are generated and synchronized to that single oscillator. Such a system results in lack of total redundancy because of serial operations based on the single oscillator. If the single oscillator fails, for example, the redundancy is inoperative. Additionally, in a conventional master/slave clock arrangement, the slave PLL must be able to either advance the phase or retard the phase in response to the performance of the master PLL. This can result in an instantaneous clock signal frequency greater than the nominal clock signal frequency. All devices utilizing the clock signal must therefore be over designed for this higher frequency and such over design can result in increased cost and complexity.
In the prior art, if two independent oscillators were employed to generate two independent clock signals to achieve total redundancy and PLLs were used to synchronize the two clock signals, such prior solutions resulted in instability of the system. For example, if the phase of the clock signal used by a first channel A was detected to be advanced by 90° relative to the phase of the clock signal used by a second channel B, the PLL for channel A might attempt to retard the phase of its clock signal by 90° to align with the clock signal of channel B. Simultaneously the channel B PLL might attempt to advance the phase of its clock signal by 90° to align with the clock signal of channel A. The result after both corrections are made would be a relative phase of −90°. The process then repeats itself in reverse. The loop thus becomes unstable.
Thus, a need exists for a system and method to achieve pseudo-synchronization between two or more totally independent clock signals that overcomes the deficiencies of prior solutions.
SUMMARY OF THE INVENTION
In accordance with one embodiment of the invention, two PLL circuits, each associated with an independent channel, are cross coupled. Each channel also includes an independent oscillator, each providing a clock signal having a nominal frequency nf. Each PLL operates by dividing the input clock signal to generate an output clock signal having a nominal frequency f. Phase information is exchanged between the two PLLs at a frequency (1/m) f. A phase detector measures the relative phase relationship between the two exchanged clock signals and then adjusts the phase of the PLL output if the phase difference exceeds a predetermined value. If the phase difference exceeds the predetermined value, the phase of the leading clock signal is retarded by temporarily increasing the divide ratio of the PLL providing the advanced phase clock signal.


REFERENCES:
patent: 4692715 (1987-09-01), Spence
patent: 5748569 (1998-05-01), Teodorescu et al.
patent: 5787265 (1998-07-01), Leshem
patent: 5799048 (1998-08-01), Farjad-Rad et al.
patent: 5987083 (1999-11-01), Matsushita et al.
patent: 5999023 (1999-12-01), Kim

Affiliated with

Also associated with

Rating

Phase lock loop system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase lock loop system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase lock loop system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3094110