Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2001-03-06
2003-04-08
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S666000, C257S670000, C257S676000, C257S678000, C257S684000, C257S686000
Reexamination Certificate
active
06545347
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to integrated circuit packaging. In particular, the present invention relates to a leadless plastic chip carrier with enhanced moisture-resistance.
2. Discussion of the Related Art
Plastic packages with a die attach pad optimized for increased thermal and electrical performances are described, for example, in co-pending patent application (“First Copending Application”), entitled “Optimized Pad Lead Frame Design” by N. McClellan et al., Ser. No. 09/222,579, filed on Dec. 28, 1998. To provide additional background information, the disclosure of the First Copending Application is hereby incorporated by reference in its entirety. Such plastic packages, among numerous other advantages, minimize exposure of the die attach pad to the molding compound, provide better placement of the semiconductor die, and allow the same lead frame to be used with semiconductor dies of varying sizes.
The present invention provides additional advantages in addition to those provided by conventional plastic packages with optimized die attach pads.
SUMMARY OF THE INVENTION
According to the present invention, an integrated circuit package for accommodating a semiconductor die is provided including: (1) a conductive lead frame, (2) wire-bonds coupling the semiconductor die to various elements of the lead frame, and (3) a plastic or resin encapsulation for enclosing the bond wires and the semiconductor die. The lead frame includes: (a) a die attach pad for accommodating the semiconductor die, (b) a ring provided adjacent to the die attach pad to provide a ground plane, and (c) leads for external connections.
In one embodiment, the attach pad and the ring are spaced from each other by slots filled by the insulative encapsulation, except at one or more designated metal connection points, where they are connected by tie bars. The ring and the die attach pad lock the molding compound at the slots, so as to prevent delamination from the molding compound that may allow moisture to enter the package. In one embodiment, a solder plating is provided on the exposed surface of the lead frame, so as to allow enhanced external electrical contact (e.g., to a printed circuit board).
In one embodiment, the lead frame includes half-etched tie-bars for suspending the ring. The half-etched tie-bars, which are substantially completely enclosed by the molding compound, provide mechanical support for the die attach pad and the ring.
REFERENCES:
patent: 5386141 (1995-01-01), Liang et al.
patent: 5438478 (1995-08-01), Kondo et al.
patent: 6229200 (2001-05-01), Mclellan et al.
ASAT Limited
Gallagher Thomas A.
Gallagher & Lathrop
Tran Mai-Huong
LandOfFree
Enhanced leadless chip carrier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced leadless chip carrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced leadless chip carrier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3082446