Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2001-09-28
2003-09-16
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S410000
Reexamination Certificate
active
06621136
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates in general to semiconductor devices and, more particularly, to integrated circuits having components formed on a low capacitance region of a semiconductor die.
Semiconductor technology continues to scale transistors to have smaller dimensions in order to provide increased functionality and a higher frequency capability. For example, wireless communication devices often use integrated circuits that include high density digital signal processing functions on the same die as analog circuits operating at frequencies in excess of five gigahertz.
However, some integrated circuit components, such as passive devices, are not readily scalable. These devices have relatively high parasitic substrate capacitances, which often limits the overall frequency capability of an integrated circuit. For example, inductors are not easily reduced in size without reducing their quality factor or inductance to an unacceptable level, and bonding pads are not scalable because of the need to attach wire bonds to the bonding pads.
A variety of techniques have been tried to reduce the parasitic capacitances of passive integrated circuit components. One such technique is to form the components over a low permittivity material. However, current low permittivity materials are limited to film thicknesses that are too thin to produce a substantial reduction in parasitic capacitance. Another approach is to form the components over a thick dielectric film in which are formed air gaps or voids that reduce the overall permittivity of the dielectric film. However, previous films made with such voids introduce substantial stress in a semiconductor substrate, which degrades the performance and reliability of the integrated circuit. Other schemes reduce the stress by producing fewer voids or voids with only a limited volume, which has a correspondingly limited effect on parasitic capacitance. Moreover, if the voids are formed before the transistors, gases within the voids can leak into the processing chambers during critical fabrication steps to contaminate integrated circuit components and reduce the yield and/or reliability.
Hence, there is a need for a low capacitance structure and method of making an integrated circuit that maintains a low cost while reducing die stress and avoiding the introduction of contaminants into the integrated circuit.
REFERENCES:
patent: 4745081 (1988-05-01), Beyer et al.
patent: 5641712 (1997-06-01), Grivna et al.
patent: 5742091 (1998-04-01), Hebert
patent: 6136687 (2000-10-01), Lee et al.
patent: 6180995 (2001-01-01), Hebert
patent: 6208015 (2001-03-01), Bandyopadhyay et al.
patent: 6297554 (2001-10-01), Lin
patent: 6307247 (2001-10-01), Davies
patent: 2002/0014679 (2002-02-01), Lee et al.
Rose Kiesha
Semiconductor Components Industries LLC
Stipanuk James J.
Zarabian Amir
LandOfFree
Semiconductor device having regions of low substrate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having regions of low substrate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having regions of low substrate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3075807