Auto-calibrating voltage regulator with dynamic set-point...

Electricity: power supply or regulation systems – Output level responsive – Using a three or more terminal semiconductive device as the...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C323S284000, C219S492000

Reexamination Certificate

active

06566848

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to the field of power supplies and voltage regulators for microprocessors and the like.
2. Prior Art and Related Art
Voltage regulators sometimes use external resistors to assure a predetermined load line and offset voltage. For instance, the set-points assure that at low activity during an active mode, Vcc approximates the maximum power supply voltage for the microprocessor, and at maximum current load the regulator provides the minimum acceptable Vcc to the microprocessor. The resistors also provide the offset potential that allow the correct voltage for sleep modes to compensate for leakage over the operating temperature range of the microprocessor.
These resistors are often selected based on the worse case part. As a practical matter, a voltage regulator for a given platform may be tuned to the highest frequency part that will be used in that platform. This reduces the efficiency since the load line and offset voltage are usually non-optimal for a given processor.
Whenever the load line is not optimal, more power than necessary is consumed. This is particularly important for microprocessor in mobile personal computers since it shortens battery life.
See U.S. Pat. No. 5,926,394 and co-pending application Ser. No. 09/148,033; filed Sep. 3, 1998; entitled, “Method and Apparatus for Reducing the Power Consumption of a Voltage Regulator” assigned to the assignee of the present invention.


REFERENCES:
patent: 3532960 (1970-10-01), Webb
patent: 4419619 (1983-12-01), Jindrick et al.
patent: 5408067 (1995-04-01), Crouse
patent: 5498882 (1996-03-01), Houston
patent: 5559368 (1996-09-01), Hu et al.
patent: 5670070 (1997-09-01), Clark et al.
patent: 5675480 (1997-10-01), Stanford
patent: 5753955 (1998-05-01), Fechner
patent: 5942781 (1999-08-01), Burr et al.
patent: 6031261 (2000-02-01), Kang
patent: 6249027 (2001-06-01), Burr
patent: 6293471 (2001-09-01), Stettin et al.
Assaderaghi, F., Sinitsky, D., Parke, S., Bokor, J., Ko, P. and Hu, C., “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, Department of Electrical Engineering and Computer Science, 1994 IEEE, pp. 33.1.1-33.1.4, University of California at Berkeley, Berkeley, California 94720. No date.
Wann, C., Assaderaghi, F., Dennard, R., Hu, C., Shahidi, G. and Taur, Y., “Channel Profile Optimization and Device Design for Low-Power High-Performance Dynamic-Threshold MOSFET”, 1996 IEEE, pp. 5.3.1-5.3.4, IBM T.J. Watson Research Center, Yorktown Heights, New York 10598, University of California at Berkeley, Berkeley California 94750. No date.
Kuehne, C., et al., “SOI MOSFET with Buried Body Strap by Wafer Bonding” IEEE Transaction on Electronic Devices, vol. 45, No. 5, May 1998, 8 pages.
Kuehne, S., et al., “Deep Sub-Micron SOI Mosfet With Buried Body Strap” IEEE International SOI conference, Oct. 1996, 2 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Auto-calibrating voltage regulator with dynamic set-point... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Auto-calibrating voltage regulator with dynamic set-point..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auto-calibrating voltage regulator with dynamic set-point... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3070020

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.