Fishing – trapping – and vermin destroying
Patent
1991-03-14
1994-01-04
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437225, 437228, 156643, 156646, H01L 2100, H01L 2102, H01L 21302, H01L 21463
Patent
active
052759776
ABSTRACT:
Disclosed herein are an insulating film forming method for semiconductor device interconnection and a plasma treatment system for use in the method. The method comprises (i) a step of forming an insulating film free of void, on a substrate having an interconnection pattern, in which a mixed gas of a film forming source gas and an etching gas comprising a fluorine compound is used to perform both deposition of an insulating film by plasma CVD and reactive etching of the insulating film, simultaneously, and (ii) a step of planarizing the surface of the insulating film formed by the step (i) and comprised of, for example, silicon oxide, in which a gas of a material decomposable by a reactive gas capable of decomposing the insulating film is supplied onto the substrate so as to deposit a solid film of the material, e.g. Si(OCH.sub.3).sub.4, on the insulating film on the substrate, the temperature of the substrate is then raised to liquefy the deposited material film, thereby planarizing the surface of the material film, the substrate temperature is again lowered to solidify the planarized liquid material film, and thereafter the insulating film together with the Si(OCH.sub.3).sub. 4 solid film is subjected to plasma etching with, for instance, CF.sub.4 gas as an etching gas. According to the invention, an insulating film which is planar and free of voids can be formed on an interconnection pattern of a substrate, without affecting the characteristics of devices provided on the substrate.
REFERENCES:
patent: 4617087 (1986-10-01), Iyer et al.
Denki Kagaku (published by Electrochemical Society of Japan) vol. 57, No. 4 (1989), pp. 281-285.
Semicon News 1989, Jun., pp. 49-67.
Semiconductor World, 1989, Nov., pp. 78-83.
"Very Large Scale Integration Process Data Handbook", 1990, Mar., (published from K. K. Science Forum), pp. 351-356.
"Symposium on CVD Techniques for Very Large Scale Integration", 1988, Mar., pp. 26-30.
Otsubo Toru
Yamaguchi Yasuhiro
Everhart B.
Hearn Brian E.
Hitachi , Ltd.
LandOfFree
Insulating film forming method for semiconductor device intercon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulating film forming method for semiconductor device intercon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulating film forming method for semiconductor device intercon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-306832