Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2002-10-08
2003-07-01
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S243000, C438S246000, C438S248000, C438S425000, C438S426000, C438S514000, C438S524000
Reexamination Certificate
active
06586314
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to methods use to fabricate semiconductor devices, and more specifically to a method of forming shallow trench isolation (STI), regions, with improved comer rounding at the STI-semiconductor interface.
(2) Description of Prior Art
The advent of micro-miniaturization, or the ability to fabricate semiconductor devices with sub-micron features, has resulted in the migration from LOCOS, (local oxidation of silicon), isolation technology to an STI isolation technology. Narrow active device regions, comprised with sub-micron features become difficult to maintain when isolation regions are formed via LOCOS technology. Birds beak formation, or encroachment of the silicon dioxide isolation region obtained via thermal oxidation procedures, into the adjacent silicon regions result in undesirable consumption of the designed active device region. The use of STI allows the design dimensions of the active device region to be maintained due to the absence of a thermal oxidation procedure used to grow a thick silicon dioxide isolation region. The STI regions are formed via definition of shallow trench shapes in a top portion of a semiconductor substrate, followed by insulator filling and planarization procedures.
The STI technology while not consuming adjacent silicon of an active device region, however presents other unwanted phenomena, again at the isolation region-semiconductor interface. The dry etch procedures used to define the shallow trench shapes in a top portion of the semiconductor substrate, create a sharp corner in the active device region at the STI-semiconductor interface. The sharp corner can result in an unwanted high electric field region for the active device region, translating to deleterious device parameters such as sub-threshold leakage.
This invention will describe a novel process sequence for fabrication of STI regions, in which corner rounding of adjacent active device regions is reduced. This is accomplished via use of a combination of process steps, such as formation and removal of a thin LOCOS region, and insulator spacer formation performed prior to definition of the shallow trench shapes. Prior art, such as Gambino et al, in U.S. Pat. No. 6,084,276, Reinberg, in U.S. Pat. No. 6,265,281 B1, Jang et al, in U.S. Pat. No. 6,037,018, and Lin et al, in U.S. Pat. No. 6,207,532 B1, describe methods of forming STI regions as well as methods addressing corner rounding. None of these prior art however describe the novel process sequence used in the present invention, in which a combination of steps such as thin LOCOS formation and removal and formation of sidewall spacers, are employed prior to definition of the shallow trench shapes.
SUMMARY OF THE INVENTION
It is an object of this invention to form STI regions in a top portion of a semiconductor substrate, wherein the STI regions are located adjacent to active device regions which feature rounded comers at the active device region—STI interface.
It is another object of this invention to form and then remove, a thin, LOCOS region from a top surface of a first region of semiconductor to be used to accommodate an STI region, resulting in rounded corners for an adjacent, second region of semiconductor to be used for an active device region.
It is still another object of the invention to form insulator spacers on the sides of an insulator shape overlying the active device region, with the insulator spacers overlying a portion of the rounded corners of the active device region.
It is still yet another object of this invention to define the shallow trench shapes in a top portion of the first region of semiconductor, in an area in which the first region of semiconductor is not covered by the insulator spacers.
In accordance with the present invention a method of forming an STI region in a top portion of a semiconductor substrate, in which corner rounding of the portion of active device region located adjacent to the STI region is obtained, is described. After formation of an opening in a oxidation resistant material exposing a first region of semiconductor, an ion implantation procedure is performed to prepare the first region of semiconductor for an oxidation procedure. Formation of a thin LOCOS region in the implanted, first region of semiconductor is followed by removal of the thin LOCOS region, resulting in a recessed first region of semiconductor featuring rounded corners in an adjacently located second region of semiconductor, the subsequent active device region now underlying the oxidation resistant shape. Insulator spacers are formed on the sides of the oxidation resistant shape, overlying the rounded corners of the recessed, first region or semiconductor. Definition of a shallow trench shape is next accomplished in the portion of the recessed, first region of semiconductor, not covered by the insulator spacers. After thermal growth of an insulator liner layer on the exposed surfaces of the shallow trench shape, additional insulator layer is deposited completely filling the shallow trench opening. Selective removal of unwanted portions of the deposited insulator layer from the top surface of the oxidation resistant shape, results in an STI region located adjacent to an active device region, wherein the active device region in turn features rounded corners overlaid by insulator spacers.
REFERENCES:
patent: 4538343 (1985-09-01), Pollack et al.
patent: 5068202 (1991-11-01), Crotti et al.
patent: 5753561 (1998-05-01), Lee et al.
patent: 5895253 (1999-04-01), Akram
patent: 6037018 (2000-03-01), Jang et al.
patent: 6084276 (2000-07-01), Gambino et al.
patent: 6165871 (2000-12-01), Lim et al.
patent: 6180493 (2001-01-01), Chu
patent: 6207532 (2001-03-01), Lin et al.
patent: 6248641 (2001-06-01), Liu et al.
patent: 6265281 (2001-07-01), Reinberg
patent: 6297130 (2001-10-01), Rao
patent: 6440817 (2002-08-01), Trivedi
patent: 6444539 (2002-09-01), Sun et al.
patent: 410012716 (1996-06-01), None
Ang Chew Hoe
Hsia Liang Choo
Siah Soh Yun
Zheng Jia Zhen
Chartered Semiconductor Manufacturing Ltd.
Isaac Stanetta
Niebling John F.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Method of forming shallow trench isolation regions with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming shallow trench isolation regions with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming shallow trench isolation regions with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3063160