Photocopying – Projection printing and copying cameras
Reexamination Certificate
2001-08-06
2003-09-09
Adams, Russell (Department: 2851)
Photocopying
Projection printing and copying cameras
C348S207990
Reexamination Certificate
active
06618117
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not applicable.
FIELD OF THE INVENTION
The present invention relates to an image sensing apparatus. In particular, the present invention relates to an image sensing apparatus and to a microcontroller for an image sensing apparatus.
BACKGROUND OF THE INVENTION
Recently, digital printing technology has been proposed as a suitable replacement for traditional camera and photographic film techniques. The traditional film and photographic techniques rely upon a film roll having a number of pre-formatted negatives which are drawn past a lensing system and onto which is imaged a negative of a image taken by the lensing system. Upon the completion of a film roll, the film is rewound into its container and forwarded to a processing shop for processing and development of the negatives so as to produce a corresponding positive set of photos.
Unfortunately, such a system has a number of significant drawbacks. Firstly, the chemicals utilized are obviously very sensitive to light and any light impinging upon the film roll will lead to exposure of the film. They are therefore required to operate in a light sensitive environment where the light imaging is totally controlled. This results in onerous engineering requirements leading to increased expense. Further, film processing techniques require the utilizing of a “negative” and its subsequent processing onto a “positive” film paper through the utilization of processing chemicals and complex silver halide processing etc. This is generally unduly cumbersome, complex and expensive. Further, such a system through its popularity has lead to the standardization on certain size film formats and generally minimal flexibility is possible with the aforementioned techniques.
Recently, all digital cameras have been introduced. These camera devices normally utilize a charge coupled device (CCD) or other form of photosensor connected to a processing chip which in turn is connected to and controls a media storage device which can take the form of a detachable magnetic card. In this type of device, the image is captured by the CCD and stored on the magnetic storage device. At some later time, the image or images that have been captured are down loaded to a computer device and printed out for viewing. The digital camera has the disadvantage that access to images is non-immediate and the further post processing step of loading onto a computer system is required, the further post processing often being a hindrance to ready and expedient use.
At present, hardware for image processing demands processors that are capable of multi-media and high resolution processing. In this field, VLIW microprocessor chips have found favor rather than the Reduced Instruction Set Computer (RISC) chip or the Complex Instruction Set Computer (CISC) chip.
By way of background, a CISC processor chip can have an instruction set of well over 80 instructions, many of them very powerful and very specialized for specific control tasks. It is common for the instructions to all behave differently. For example, some might only operate on certain address spaces or registers, and others might only recognize certain addressing modes. This does result in a chip that is relatively slow, but that has powerful instructions. The advantages of the CISC architecture are that many of the instructions are macro-like, allowing the programmer to use one instruction in place of many simpler instructions. The problem of the slow speed has rendered these chips undesirable for image processing. Further, because of the macro-like instructions, it often occurs that the processor is not used to its full capacity.
The industry trend for general-purpose microprocessor design is for RISC designs. By implementing fewer instructions, the chip designed is able to dedicate some of the precious silicon real-estate for performance enhancing features. The benefits of RISC design simplicity are a smaller chip, smaller pin count, and relatively low power consumption.
Modern microprocessors are complex chip structures that utilize task scheduling and other devices to achieve rapid processing of complex instructions. For example, microprocessors for pre-Pentium type computers use RISC microprocessors together with pipelined superscalar architecture. On the other hand, microprocessors for Pentium and newer computers use CISC microprocessors together with pipelined superscalar architecture. These are expensive and complicated chips as a result of the many different tasks they are called upon to perform.
In application-specific electronic devices such as cameras, it is simply unnecessary and costly to incorporate such chips into these devices. However, image manipulation demands substantial processor performance. For this reason, Very Long Instruction Word processors have been found to be most suitable for the task. One of the reasons for this is that they can be tuned to suit image processing functions. This can result in an operational speed that is substantially higher than that of a desktop computer.
As is known, RISC architecture takes advantage of temporal parallelism by using pipelining and is limited to this approach. VLIW architectures can take advantage of spatial parallelism as well as temporal parallelism by using multiple functional units to execute several operations concurrently.
VLIW processors have multiple functional units connected through a globally shared register file. A central controller is provided that issues a long instruction word every cycle. Each instruction consists of multiple independent parallel operations. Further, each operation requires a statically known number of cycles to complete.
Instructions in VLIW architecture are very long and may contain hundreds of bits. Each instruction contains a number of operations that are executed in parallel. A compiler schedules operations in VLIW instructions. VLIW processes rely on advanced compilation techniques such as percolation scheduling that expose instruction level parallelism beyond the limits of basic blocks. In other words, the compiler breaks code defining the instructions into fragments and does complex scheduling. The architecture of the VLIW processor is completely exposed to the compiler so that the compiler has full knowledge of operation latencies and resource constraints of the processor implementation.
The advantages of the VLIW processor have led it to become a popular choice for image processing devices.
In
FIG. 1A
of the drawings, there is shown a prior art image processing device
1
a
that incorporates a VLIW microprocessor
2
a.
The microprocessor
1
a
includes a bus interface
3
a.
The device
1
a
includes a CCD (charge coupled device) image sensor
4
a.
The device
1
a
includes a CCD interface
5
a
so that the CCD can be connected to the bus interface
2
a,
via a bus
6
a.
As is known, such CCD's are analog devices. It follows that the CCD interface
5
a
includes an analog/digital converter (ADC)
7
a.
A suitable memory
35
a
and other devices
36
a
are also connected to the bus
2
a
in a conventional fashion.
In
FIG. 1B
of the drawings, there is shown another example of a prior art image processing device. With reference to
FIG. 1A
, like reference numerals refer to like parts, unless otherwise specified.
In this example, the image sensor is in the form of a CMOS image sensor
8
a.
Typically, the CMOS image sensor
8
a
is in the form of an active pixel sensor. This form of sensor has become popular lately, since it is a digital device and can be manufactured using standard integrated circuit fabrication techniques.
The CMOS image sensor
8
a
includes a bus interface
9
a
that permits the image sensor
8
a
to be connected to the bus interface
2
a
via the bus
6
a.
VLIW processors are generally, however, not yet the standard for digital video cameras. A schematic diagram indicating the main components of a digital video camera
10
a
is shown in FIG.
1
C.
The camera
10
a
includes an MPEG encoder
11
a
that is connected to a microc
Kim Peter B
Silverbrook Research Pty Ltd
LandOfFree
Image sensing apparatus including a microcontroller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image sensing apparatus including a microcontroller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image sensing apparatus including a microcontroller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3054730