Pulse or digital communications – Transmitters – Antinoise or distortion
Reexamination Certificate
2001-05-10
2003-04-01
Ghebretinsae, Temesghen (Department: 2631)
Pulse or digital communications
Transmitters
Antinoise or distortion
C375S229000, C333S02800T
Reexamination Certificate
active
06542555
ABSTRACT:
BACKGROUND OF THE INVENTION
The performance of many digital systems is limited by the interconnection bandwidth between chips, boards, and cabinets. As VLSI technology continues to scale, system bandwidth will become an even more significant bottleneck as the number of I/Os scales more slowly than the bandwidth demands of on-chip logic. Also, off-chip signalling rates have historically scaled more slowly than on-chip clock rates. Most digital systems today use full-swing unterminated signalling methods that are unsuited for data rates over 100 MHz on one meter wires. Even good current-mode signalling methods with matched terminations and carefully controlled line and connector impedance are limited to about 1 GHz by the frequency-dependent attenuation of copper lines. Without new approaches to high-speed signalling, bandwidth will stop scaling with technology when we reach these limits.
SUMMARY OF THE INVENTION
Conventional approaches to dealing with frequency dependent attenuation on transmission lines have been based on equalization, either in the transmitter or the receiver. For example, Tomlinson precoding is used in modems, and digital equalization in binary communication channels has been suggested in U.S. Pat. No. 4,374,426 to Burlage et al. However, such systems cannot scale to very high data rate binary or multilevel systems having bandwidths extending from near DC to greater than 100 MHz. Above 100 MHz, there is substantial attenuation due to skin effect resistance on conventional transmission lines.
The present invention enables equalizers which can be implemented as digital filters operating at acceptable clock speeds. For example, a three gigabit per second (Gbps) system can be implemented using 400 Mbps circuitry. The invention has particular application to nonmodulated, high data rate, binary or multilevel systems as found locally within a data processor cabinet or on a local area network.
In accordance with the present invention, a digital transmitter comprises an equalizer which emphasizes transition signal levels relative to repeated signal levels. In particular, a novel equalizer generates signal levels as a logical function of bit history to emphasize transition signal levels. Preferred implementations define the logical function of bit history in a look up table.
In preferred embodiments, the equalizer converts an input signal, having discrete signal levels at an input data rate, to an output signal having a greater number of discrete signal levels at the input data rate. In particular, the equalizer generates transmitted signal levels based on time since last signal transition. A particularly simple implementation is based on whether a current bit is equal to an immediately previous bit.
The clock rates of circuitry can be reduced by multiplexing outputs of parallel logic circuits operating on different multiple bit inputs to generate the signal levels. In an adaptive system, the level of equalization in the transmitter can be modified as a function of signals detected at the receiver.
REFERENCES:
patent: 3593142 (1971-07-01), Freeny et al.
patent: 3777130 (1973-12-01), Crosier et al.
patent: 3906400 (1975-09-01), Gooding et al.
patent: 3914588 (1975-10-01), Nussbaumer
patent: 3987288 (1976-10-01), Franks
patent: 4374426 (1983-02-01), Burlage et al.
patent: 4535443 (1985-08-01), Korevaar
patent: 4556983 (1985-12-01), Heitmann et al.
patent: 4797898 (1989-01-01), Martinez
patent: 4849957 (1989-07-01), Suzuki
patent: 5119402 (1992-06-01), Ginzburg et al.
patent: 5412691 (1995-05-01), Ginzburg et al.
patent: 5418670 (1995-05-01), McClure et al.
patent: 5521946 (1996-05-01), Main
patent: 5608757 (1997-03-01), Smith et al.
National Semiconductor Product Folder, “CLC014, Adaptive Cable Equalizer for High Speed Data Recovery,” Feb. 26, 1997, pp. 1-3.
National Semiconductor Product Folder, “Comlinear CLC014, Adaptive Cable Equalizer for High-speed Data Recover,” Aug. 1996, pp. 1-12.
De Man, Hugo J. et al., “High-speed NMOS Circuits for ROM-Accumulator and Multiplier Type Digital Filters,” IEEE Journal of Solid-State Circuits, vol. SC-13, No. 5, Oct. 1978, pp. 565-572.
Fledler, Alan et al., “PF 15:1: A 1.0625Gbps Transceiver with 2X-Oversampling and Transmit Signal Pre-Emphasis,” IEEE International Solid-State Circuits Conference, Feb. 7, 1997, pp. 238-239.
Schröder, Hartmut, “High Word-Rate Digital Filters with Programmable Table Look-Up,” IEEE Transactions on Circuits and Systems, May 1997, pp. 277-279.
Dally, William J. et al., “Transmitter Equalization for 4-Gbps Signaling,” IEEE Micro, vol. 17, No. 1, Jan./Feb. 1997, pp. 48-56.
Ghebretinsae Temesghen
Hamilton Brook Smith & Reynolds P.C.
Massachusetts Institute of Technology
LandOfFree
Digital transmitter with equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital transmitter with equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital transmitter with equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3048448