Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
1999-06-28
2003-09-09
Paladini, Albert W. (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S368000, C257S379000, C257S532000, C257S724000, C257S778000, C361S767000, C361S768000, C361S771000, C361S793000
Reexamination Certificate
active
06617681
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to connections between integrated circuits and a supporting substrate such as a printed circuit board. More particularly, the present invention relates to an interposer for coupling an integrated circuit to a supporting substrate.
2. Background
Integrated circuits have been manufactured for many years. Conventionally, such manufacturing involves integrating various active and passive circuit elements into a piece of semiconductor material, referred to as a die, and the die is encapsulated into a ceramic or plastic package. These packages are then typically attached to a printed circuit board by connecting pins, arranged along the periphery of the package. An electronic system can be formed by connecting various integrated circuit packages to a printed circuit board.
As advances in semiconductor manufacturing technology led to substantially increased numbers of transistors on each integrated circuit, it became possible to correspondingly increase the functionality of each integrated circuit. In turn, increased functionality resulted in the need to increase the number of input/output (I/O) connections between the integrated circuit and the rest of the electronic system of which the integrated circuit was a part. One adaptation designed to address the increased need for I/O connections was to simply add additional pins to the package. Unfortunately, adding pins to the package increased the area consumed by the package. A further adaptation designed to address the increased need for I/O connections without consuming an unacceptably large amount of area was the development of pin grid array (PGA) and ball grid array (BGA) packages. In such a package, a large number of I/O connection terminals are disposed in a two dimensional array over a substantial portion of a major surface of the package. These PGA and BGA packages typically contain an integrated circuit die, and are attached to a supporting substrate such as a printed circuit board.
Although PGA and BGA packages provide a space-saving solution for integrated circuits needing a large number of I/O connections, the materials from which they are manufactured typically do not provide a good match with the material of the integrated circuit die in terms of their respective coefficients of thermal expansion.
What is needed is a structure suitable for electrically and mechanically coupling an integrated circuit to a supporting substrate wherein the structure has thermal expansion characteristics well-matched to the integrated circuit. What is further needed is a method of manufacturing such a structure.
SUMMARY OF THE INVENTION
Briefly, a structure suitable for connecting an integrated circuit to a supporting substrate wherein the structure has thermal expansion characteristics well-matched to the integrated circuit is an interposer. The integrated circuit and the interposer are comprised of bodies that have substantially similar coefficients of thermal expansion. The interposer has a first surface adapted to electrically and mechanically couple to the integrated circuit. The interposer has a second surface adapted to electrically and mechanically couple to a supporting substrate. Electrically conductive vias provide signal pathways between the first surface and the second surface of the interposer.
In a further aspect of the present of invention, various circuit elements may be incorporated into the interposer. These circuit elements may be active, passive, or a combination of active and passive elements.
REFERENCES:
patent: 3577037 (1971-05-01), Di Pietro et al.
patent: 3648131 (1972-03-01), Stuby
patent: 4074342 (1978-02-01), Honn et al.
patent: 4125933 (1978-11-01), Baldwin et al.
patent: 4394712 (1983-07-01), Anthony
patent: 4811082 (1989-03-01), Jacobs et al.
patent: 4866507 (1989-09-01), Jacobs et al.
patent: 5063177 (1991-11-01), Geller et al.
patent: 5136471 (1992-08-01), Inasaka
patent: 5191224 (1993-03-01), Tazunoki et al.
patent: 5191404 (1993-03-01), Wu et al.
patent: 5258648 (1993-11-01), Lin
patent: 5413489 (1995-05-01), Switky
patent: 5424920 (1995-06-01), Miyake
patent: 5473120 (1995-12-01), Ito et al.
patent: 5485039 (1996-01-01), Fujita et al.
patent: 5529950 (1996-06-01), Hoelnein et al.
patent: 5574630 (1996-11-01), Kresge et al.
patent: 5623160 (1997-04-01), Liberkowski
patent: 5635767 (1997-06-01), Wenzel et al.
patent: 5640049 (1997-06-01), Rostoker et al.
patent: 5644167 (1997-07-01), Weiler et al.
patent: 5719438 (1998-02-01), Beilstein, Jr. et al.
patent: 5777383 (1998-07-01), Stager et al.
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 5828106 (1998-10-01), Sato
patent: 5986338 (1999-11-01), Nakajima
patent: 6052287 (2000-04-01), Palmer et al.
patent: 6175160 (2001-01-01), Paniccia et al.
patent: 0593966 (1994-04-01), None
Paladini Albert W.
Vigushin John B.
LandOfFree
Interposer and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interposer and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interposer and method of making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3045512