Metal working – Method of mechanical manufacture – Electrical device making
Patent
1994-11-07
1996-01-16
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
29842, 1566301, 1566471, 1566541, 1566571, 15665911, 437 8, H05K 302
Patent
active
054837413
ABSTRACT:
A method for forming a self-limiting, silicon based interconnect for making temporary electrical contact with bond pads on a semiconductor die is provided. The interconnect includes a silicon substrate having an array of contact members adapted to contact the bond pads on the die for test purposes (e.g., burn-in testing). The interconnect is fabricated by: forming the contact members on the substrate; forming a conductive layer on the tip of the contact members; and then forming conductive traces to the conductive layer. The conductive layer is formed by depositing a silicon containing layer (e.g., polysilicon, amorphous silicon) and a metal layer (e.g., titanium, tungsten, platinum) on the substrate and contact members. These layers are reacted to form a silicide. The unreacted metal and silicon containing layer are then etched selective to the conductive layer which remains on the tip of the contact members. Conductive traces are then formed in contact with the conductive layer using a suitable metallization process. Bond wires are attached to the conductive traces and may be attached to external test circuitry. Alternately, another conductive path such as external contacts (e.g., slide contacts) may provide a conductive path between the conductive traces and external circuitry. The conductive layer, conductive traces and bond wires provide a low resistivity conductive path from the tips of the contact members to external test circuitry.
REFERENCES:
patent: 4312117 (1982-01-01), Robillard et al.
patent: 4585991 (1986-04-01), Reid et al.
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4924589 (1990-05-01), Leedy
patent: 4937653 (1990-06-01), Blonder
patent: 4943343 (1990-07-01), Bardai et al.
patent: 4952272 (1990-08-01), Okino et al.
patent: 4963225 (1990-10-01), Lehman-Lamer
patent: 5051379 (1991-09-01), Bayer et al.
patent: 5072116 (1991-12-01), Kawade et al.
patent: 5073117 (1991-12-01), Malhi
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5103557 (1992-04-01), Leedy
patent: 5116460 (1992-05-01), Bukhman
patent: 5123850 (1992-06-01), Elder et al.
patent: 5173451 (1992-12-01), Kinsman et al.
patent: 5177438 (1993-01-01), Littlebury et al.
patent: 5177439 (1993-01-01), Liu et al.
patent: 5207585 (1993-05-01), Byrnes et al.
patent: 5302891 (1994-04-01), Wood et al.
patent: 5323035 (1994-06-01), Leedy
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5408190 (1995-04-01), Wood et al.
patent: 5419807 (1995-05-01), Akram et al.
Akram Salman
Farnworth Warren M.
Wood Alan G.
Arbes Carl J.
Gratton Stephen A.
Micro)n Technology, Inc.
LandOfFree
Method for fabricating a self limiting silicon based interconnec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a self limiting silicon based interconnec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a self limiting silicon based interconnec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-301301