Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2001-09-04
2002-10-22
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S510000, C257S513000, C438S048000, C438S050000
Reexamination Certificate
active
06469361
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to semiconductor wafers and, more particularly, to methods of etching semiconductor wafers using multiple layers of the same photoresistant material and the resultant structures.
BACKGROUND OF THE INVENTION
Semiconductor technology has driven rapid advancements in many disciplines across numerous industries. Semiconductor technology has facilitated the fabrication of highly complex and compact integrated circuit (IC) devices. Semiconductor technology has also facilitated the manufacture of microelectromechanical systems (MEMS). At present, advancements are being made to facilitate the fabrication of MEMS in integrated circuits on a common substrate.
During the fabrication of the above devices, numerous structures are typically formed on a semiconductor wafer. These structures may, for example, be formed on the semiconductor substrate itself or on another layer formed over the semiconductor substrate. As used herein, the term wafer layer will be used to refer to any layer on a semiconductor wafer, including the substrate itself and overlying layers. The structures may include gate electrodes and trenches, commonly found on integrated circuit devices, and mirrors, gears and comb fingers, commonly found on MEM systems.
Many of the structures found on IC devices and MEM systems are deep and narrow and/or narrowly spaced and can benefit from having smooth and/or vertical sidewalls. Narrow structures allow device sizes to be scaled down. Smooth and vertical sidewalls can for example increase the durability and reliability of a structure. This, in turn, can increase the life span of the structure and can increase fabrication yield. Smooth and vertical side walls can also improve the operating characteristics of a structure. For example, smooth and vertical side walls of a mirror can improve the optical transmission properties of an optical switch. As a result, manufacturers continue to seek techniques for improving the smoothness and/or verticality of narrow and deep structures formed on semiconductor wafers.
SUMMARY OF THE INVENTION
The present invention generally provides techniques for etching a wafer layer using multiple layers of the same photoresistant material and structures formed using such techniques. In one embodiment, a method is provided for removing portions of a wafer layer. First, multiple layers of the same photoresist material are formed over the wafer layer to form a composite photoresist layer. The composite photoresist layer is patterned and developed to form a patterned photoresist layer. Exposed portions of the wafer layer are then removed using the patterned photoresist layer. Each of the multiple layers of photoresist may, for example, be formed to a maximum rated thickness for the photoresist material. Structures formed using this process may have relatively small dimensions (e.g., widths of 5 microns or less or a spacing or pitch of 5 microns or less). In addition, structures may also have sidewalls which are relatively long, smooth, and/or vertical.
The above summary of the present invention is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures in the detailed description which follow more particularly exemplify these embodiments.
REFERENCES:
patent: 5018812 (1991-05-01), Fukuda
patent: 5110760 (1992-05-01), Hsu
patent: 5148506 (1992-09-01), McDonald
patent: 5155778 (1992-10-01), Magel et al.
patent: 5199088 (1993-03-01), Magel
patent: 5232866 (1993-08-01), Beyer et al.
patent: 5239599 (1993-08-01), Harman
patent: 5345521 (1994-09-01), McDonald et al.
patent: 5403673 (1995-04-01), Haga et al.
patent: 5420067 (1995-05-01), Hsu
patent: 5578975 (1996-11-01), Kazama et al.
patent: 5594818 (1997-01-01), Murphy
patent: 5594820 (1997-01-01), Garel-Jones et al.
patent: 5616514 (1997-04-01), Muchow et al.
patent: 5618383 (1997-04-01), Randall
patent: 5623564 (1997-04-01), Presby
patent: 5623568 (1997-04-01), Khan et al.
patent: 5627924 (1997-05-01), Jin et al.
patent: 5629993 (1997-05-01), Smiley
patent: 5646095 (1997-07-01), Eidelloth et al.
patent: 5661591 (1997-08-01), Lin et al.
patent: 5684631 (1997-11-01), Greywall
patent: 5706123 (1998-01-01), Miller et al.
patent: 5750420 (1998-05-01), Bono et al.
patent: 5761350 (1998-06-01), Koh
patent: 5774604 (1998-06-01), McDonald
patent: 5778513 (1998-07-01), Miu et al.
patent: 5790720 (1998-08-01), Marcuse et al.
patent: 5808780 (1998-09-01), McDonald
patent: 5814554 (1998-09-01), De Samber et al.
patent: 5863839 (1999-01-01), Olson et al.
patent: 6229640 (2001-05-01), Zhang
patent: 6242363 (2001-06-01), Zhang
patent: 0 607 680 (1994-07-01), None
patent: 62144161 (1987-06-01), None
patent: 01270227 (1989-10-01), None
patent: 03154214 (1991-02-01), None
patent: WO 96/08036 (1996-03-01), None
patent: WO 99/36948 (1999-07-01), None
patent: WO 99/50863 (1999-10-01), None
Article entitled “Vertical Mirrors Fabricated by Reactive Ion Ecthing for Fiber Optical Switching Application” by Marxer et al., 6 pages.
Article entitled “Microactuated Micro-XYZ Stages for Free-Space Micro-Optical Bench,” by Lin et al, 6 pages.
Document entitled “Folded Beam Structures in Polysilicon Resonators,” printed from internet site www.aad.berkeley.edu, Jan. 25, 1999, 3 pages.
Document entitled “‘Total MEMS Solutions™’, Advanced MicroMachines Incorporated,” printed from internet site www.memslink.com, Apr. 26, 1999, 2 pages.
Document entitled “Mems Optical Inc. Micro-Electro-Mechanical Systems,” printed from internet site www.memsoptical.com, Oct. 8, 1998, 6 pages.
Document entitled “UW-MEMS Patent Archive,” printed from internet site www.mems.engr.wisc.edu, Oct. 8, 1998, 3 pages.
Document entitled “MEMS Fabrication Capabilities in various institutions and organizations,” printed from internet site www.mems.isi.edu, Oct. 8, 1998, 5 pages.
Document entitled “Intelligent Cross-Bar Switch for Optical Telecommunications based on Micro-Mirror Array,” printed from internet site dewww.eptl.ch, Oct. 8, 1998, 7 pages.
Document entitled “Sandia National Laboratories Intelligent Micromachine Initiative, MEMS Overview,” printed from internet sitr www.mdl.sandia.gov, Oct. 8, 1998, 7 pages.
Document entitled “Sandia National Laboratories Intelligent Micromachine Initiative Image Gallery,” printed from internet site www.mdl.sandia.gov, Oct. 8, 1998, 8 pages.
Document entitled “Sandia National Laboratories Intelligent Micromachine Initiative Technologies: Integrated Trench Technology,” printed from internet site www.mdl.sandia.gov, Oct. 8, 1998, 3 pages.
Document entitled “MEMS (Micro-Electro-Mechanical-System) Project,” printed from internet site www.mcc.com, Oct. 8, 1998, 4 pages.
Document entitled “What is MEMS!,” printed from internet site www.elvisions.com, Oct. 8, 1998, 1 page.
Document entitled “Statement of Work (Exhibit P) MEMS Project to the Research and Development Agreement Sep. 2, 1998,” printed from internet site www.mcc.com, Oct. 8, 1998, 8 pages.
Document entitled “Introduction to Microengineering,” printed from internet site www.ee.surrey.ac.uk, Oct. 8, 1998, 13 pages.
ADC Telecommunications Inc.
Le Dung Anh
Merchant & Gould P.C.
LandOfFree
Semiconductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2998201