Boots – shoes – and leggings
Patent
1987-08-12
1991-02-26
Lall, Parshotam S.
Boots, shoes, and leggings
364578, 371 23, G01R 3128
Patent
active
049966596
ABSTRACT:
A method of diagnosis of an integrated logic circuit having function blocks, in which a test signal is supplied to the logic circuit; an input signal to and an output signal from at least one of the function blocks are detected by the use of a contactless probing device such as an electron beam probing device or laser beam probing device; simulation is carried out of a normal logic operation of the function block with the detected input signal to provide a simulated output signal; the detected and simulated output signals are compared with each other; and the function block is determined as being normal or abnormal according to the result of the comparison. When the function block includes plural logic elements, the cause of the abnormality may be traced back to a faulty function element by detecting the output of a function element by a contactless probing device, comparing the detected output with a corresponding simulated output and repeating the detection and comparison on other function elements in the function block until the comparison results in coincidence. The function element which receives the signal providing the coincidence as a result of the comparison is determined as the faulty function element.
REFERENCES:
patent: 3614608 (1971-10-01), Giedd
patent: 3777129 (1973-12-01), Mehta
patent: 4450560 (1984-05-01), Conner
patent: 4613970 (1986-09-01), Masuda et al.
patent: 4727545 (1988-02-01), Glackemeyer et al.
patent: 4733174 (1988-03-01), Crosby
patent: 4733176 (1988-03-01), Feuerbaum
patent: 4761607 (1988-08-01), Shiragasawa et al.
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4773028 (1988-09-01), Tallman
patent: 4791357 (1988-12-01), Hyduke
patent: 4801879 (1989-01-01), Spicer
Rossero, H. "Module Test with Computer Simulator and Random Pattern Generator", IBM Technical Disclosure Bulletin, vol. 25, No. 5, Oct. 1982, pp. 2385-2386.
Kuji et al., "A Fully-Automated Electron Beam Test System for VLSI Circuits" IEEE Design & Test 1985, pp. 74-82.
Chang et al., "Fault Diagnosis of Digital Systems" 1970, pp. 126-140.
Hagiwara Yoshimune
Koizumi Haruo
Nakamura Hideo
Sato Tsukasa
Yamaguchi Noboru
Hitachi , Ltd.
Lall Parshotam S.
Ramirez Ellis B.
LandOfFree
Method of diagnosing integrated logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of diagnosing integrated logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of diagnosing integrated logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-297984