Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
1999-10-21
2002-02-12
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S765000, C257S767000
Reexamination Certificate
active
06346749
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, and more particularly relates to reliability of an aluminum or aluminum alloy interconnect structure.
2. Description of Related Art
Technology of inlaying refractory metal such as, for example, tungsten in order to form contact holes in semiconductor processing of interconnect structures essential to planarization techniques has been adopted in recent years. A film of, for example, titanium nitride is formed as a refractory metal encapsulation layer after forming via holes in an inter-layer insulation film formed on a lower layer interconnect. A thin film of titanium nitride, which is a refractory metal, is then formed within this via hole. After this, etch-back techniques etc. are employed to ensure that tungsten only remains within the via hole. An aluminum alloy of an upper layer interconnect connected to this tungsten is then formed on the inter-layer insulation film. Electromigration occurring with aluminum alloy and inlaid tungsten is introduced in, for example, the paper “Electromigration in two-level interconnect structures with Al alloy lines and W studs (1992 American Institute of Physics. VOL. 72. NO. 1, July 1992)”, etc.
When an aluminum alloy interconnect is connected to a high potential side in a multi-layer interconnect structure employing a layer of inlaid tungsten, electrons migrate from the lower interconnect, through the via holes, to the aluminum alloy interconnect. As a result, the origin of the commencement of migration of the aluminum atoms is concentrated around the via holes, and aluminum at an end of the upper layer interconnect on the high potential side is lose so as to create voids.
SUMMARY OF THE INVENTION
It is therefore the object of the present invention to provide an interconnect structure capable of suppressing loss of aluminum at an end of a high potential-side interconnect.
In order to achieve the aforementioned object, a semiconductor device of the present invention comprises a first interconnect and a second interconnect formed from aluminum or aluminum alloy at a different layer to the first interconnect and being connected to the first interconnect via metal not including aluminum, with a hole being provided at the second interconnect.
REFERENCES:
patent: 5382831 (1995-01-01), Atakov et al.
patent: 5689139 (1997-11-01), Bui et al.
patent: 5760476 (1998-06-01), Varker et al.
patent: 10-509286 (1998-09-01), None
patent: 10340902 (1998-12-01), None
patent: 11074268 (1999-03-01), None
patent: WO 97/06561 (1997-02-01), None
C-K. Hu et al., “Electromigration in two-level interconnect structures with Al alloy lines and W studs,” J. Appl. Phys. 72 (1), Jul. 1, 1992, 1992 American Institute of Physics, pp. 291-293.
Oki Electric Industry Co. Ltd.
Potter Roy
Volentine & Francos, PLLC
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2977841