Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2000-12-22
2002-11-26
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S631000, C438S626000, C438S424000
Reexamination Certificate
active
06486065
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to the field of vertically stacked field programmable non-volatile memories and more specifically to methods of fabricating memory arrays utilizing a hard mask.
2. Discussion of Related Art
Recently there has been an interest in fabricating memories having memory cells disposed at numerous levels above a substrate. Each level includes a plurality of spaced-apart first lines extending in one direction which are vertically separated from a plurality of parallel spaced-apart second lines extending perpendicular to the first line. Cells are disposed between the first lines and second lines at the intersections of these lines. These memories are described in U.S. Pat. Nos. 5,835,396 and 6,034,882. Unfortunately, during the fabrication of the lines during the planarization of a gap fill dielectric between the lines, the lines can become eroded which detrimentally effects the reliability and performance of the fabricated memory array.
SUMMARY OF THE INVENTION
The present invention is a method of fabricating a semiconductor array. According to the present invention, a semiconductor layer having an upper surface is formed. A masking layer is then formed on the semiconductor layer. The masking layer is then patterned. The semiconductor layer is etched in alignment with the patterned masking layer to define memory array features. The gap between the features is filled with the dielectric material which is softer than the masking layer with respect to a planarization step. The dielectric material is then planarized with the masking layer acting as a polish stop.
REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 4119995 (1978-10-01), Simko
patent: 4489478 (1984-12-01), Sakuri
patent: 4500905 (1985-02-01), Shibata
patent: 5306935 (1994-04-01), Esquivel et al.
patent: 5835396 (1998-11-01), Zhang
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6258656 (2001-07-01), Lange et al.
patent: 6294460 (2001-09-01), Subramanian et al.
patent: 0073486 (1982-08-01), None
patent: 0395886 (1990-03-01), None
Yoichi Akasak, “Three-Dimensional Integrated Circuit: Technology and Application Prospect”Microelectronics Journal, vol. 20, Nos. 1-2, 1989.
Yoichi Akasaka “Three-Dimensional IC Trends”Proceedings of the IEEE, vol. 74, No. 12, Dec. 1986.
“Exotic Memories Diverse Approaches”EDN Asia Magazine, Sep. 2001.
Cleeves James M.
Knall N. Johan
Vyvoda Michael A.
Blakely , Sokoloff, Taylor & Zafman LLP
Le Thao P.
Matrix Semiconductor Inc.
Nelms David
LandOfFree
Method of forming nonvolatile memory device utilizing a hard... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming nonvolatile memory device utilizing a hard..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming nonvolatile memory device utilizing a hard... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2960535